English
Voltage Monitor with Digital Output TSMC N5P (Multi-domain supply monitoring)
You are here:
VITAL HVT 25VF behavioral simulation model fully compliant to Silicon Storage Technology SST 25VF064C , 64 Mbit SPI Serial Dual I/O Flash
The VITAL HVT 25VF behavioral simulation model is fully compliant to Silicon Storage Technology SST 25VF064C , 64 Mbit SPI Serial Dual I/O Flash, described in S71392-03-000 12/09 Specification. The HVT 25VF is accessed through the SPI (Serial Peripheral Interface) bus compatible protocol.
The SPI bus consists of four control lines; Chip Enable (CE#) is used to select the device and data is accessed through the Serial Data Input (SI), Serial Data Output (SO) and Serial Clock (SCK). The HVT 25VF supports both Mode 0 (0,0) and Mode 3 (1,1) of SPI bus operations.
Memory organization of the HVT 25VF SuperFlash memory array is in uniform 4 KByte erasable sectors with 32 Kbyte overlay blocks and 64 KByte overlay erasable blocks.
The VITAL HVT 25VF behavioral model completely simulates the functionality of real component behavior at all component timing behavior. This implies complete functionality, timing on inputs and outputs, all desired relations between input signals (setup/hold , pulse with, etc.) and all delays between inputs and outputs.
An important part of the board-level and/or system level verification is ensuring that the timing requirements between all the signals in design are met. In case any timing constraints are not satisfied, the VITAL
The SPI bus consists of four control lines; Chip Enable (CE#) is used to select the device and data is accessed through the Serial Data Input (SI), Serial Data Output (SO) and Serial Clock (SCK). The HVT 25VF supports both Mode 0 (0,0) and Mode 3 (1,1) of SPI bus operations.
Memory organization of the HVT 25VF SuperFlash memory array is in uniform 4 KByte erasable sectors with 32 Kbyte overlay blocks and 64 KByte overlay erasable blocks.
The VITAL HVT 25VF behavioral model completely simulates the functionality of real component behavior at all component timing behavior. This implies complete functionality, timing on inputs and outputs, all desired relations between input signals (setup/hold , pulse with, etc.) and all delays between inputs and outputs.
An important part of the board-level and/or system level verification is ensuring that the timing requirements between all the signals in design are met. In case any timing constraints are not satisfied, the VITAL
Features
- VHDL '93, Verilog and VITAL'2000 compliant
- Requires VITAL'2000 library for correct compilation
- Timing backannotation by means of an SDF files
- Models are written at a behavioral level, do not reveal intellectual property, and are not synthesizable
View VITAL HVT 25VF behavioral simulation model fully compliant to Silicon Storage Technology SST 25VF064C , 64 Mbit SPI Serial Dual I/O Flash full description to...
- see the entire VITAL HVT 25VF behavioral simulation model fully compliant to Silicon Storage Technology SST 25VF064C , 64 Mbit SPI Serial Dual I/O Flash datasheet
- get in contact with VITAL HVT 25VF behavioral simulation model fully compliant to Silicon Storage Technology SST 25VF064C , 64 Mbit SPI Serial Dual I/O Flash Supplier