Arm Responds to RISC-V, and More
By Kevin Krewell, EETimes
October 11, 2019
SAN JOSE, Calif. — The big news at Arm Techcon this year is that Arm is opening up its instruction set to customers’ customized instructions for Cortex M cores.
Arm CEO Simon Segars announced the changes in his opening keynote at Arm TechCon. After decades of tight control over the Arm instruction set architecture (ISA), Arm has finally decided that it can allow its licensees to build their own custom instructions, which are often useful to accelerate specialized workloads.
|
|
E-mail This Article |
|
Printer-Friendly Page |
Related News
- Can Arm Survive RISC-V Challenge?
- New Open Virtual Platforms Processor Models for ARM, Imagination Technologies, RISC-V and Renesas Accelerate Software Development
- 晶心科技推出突破性的RISC-V 27系列处理器及向量扩展指令处理器 领先支持向量处理技术并推出全新高性能内存存取子系统
- Bluespec Unveils Groundbreaking "RISC-V Factory" - Empowering Open Source Hardware Developers to Build Faster and More Efficiently
- Wind River Announces RISC-V Support for VxWorks RTOS
Breaking News
- GUC Monthly Sales Report - Dec 2019
- Novatek Adopts CEVA Audio/Voice DSP and Software for Smart TV SoCs
- CEVA Debuts SenslinQ Platform to Streamline Development of Contextually Aware IoT Devices
- Gowin Semiconductor Takes Leadership Position in Always-on Low Power FPGAs with GW1NZ-ZV Device Production
- zGlue Launches ChipBuilder Pro to Quickly and Easily Enable the Next Generation of Consumer Experiences on IoT and AI-Powered Devices




