Xilinx Announces Virtex-5 System Monitor Capability - Industry's First FPGA Analog Debug and System Management Solution

New integrated, easy-to-use solution for complete System Monitoring

SAN JOSE, Calif., and DUBLIN, Ireland, March 13, 2007 –Xilinx, Inc. (NASDAQ: XLNX), the world’s leading supplier of programmable solutions, today announced immediate availability of the System Monitor feature on all its Virtex™-5 platform FPGAs. Already on-board all Xilinx Virtex-5 devices, the solution provides customers with the industry’s first analog debug and system management tool for thermal management and measurement of on-chip power supply voltages. Xilinx customers can access the full power of System Monitor by downloading the System Monitor wizard available with the latest ISE™ 9.1i IP Update I at http://www.xilinx.com/systemmonitor.

Designed by the Xilinx Dublin based IC design team, System Monitor is a sophisticated capability specifically created to address the challenges of increased on-chip power density that has accompanied increasing levels of FPGA integration and performance. It facilitates easy access to key information during development and after deployment to help designers overcome these challenges to ensure performance and reliability.

“Our customers challenged our design team to integrate key monitoring features into the FPGA that require minimal development effort and provide enhanced visibility into the on-chip environment,” said Anthony Collins, staff marketing engineer, Mixed Signal, Advanced Products Group at Xilinx. “The System Monitor capability available on all Virtex-5 devices has risen to the challenge by providing easy to access, on-chip power supply monitoring, temperature monitoring, and precision analog inputs.”

System Monitor is built around a fully specified 10-bit 200kSPS (kilo-Sample-Per-Second) general purpose analog-to-digital converter (ADC). Automatic calibration and self check features ensure accurate and reliable measurements over a temperature range of -40°C to +125°C. The ADC is used to digitize the outputs of on-chip analog sensors and can also be used to monitor up to 17 external analog inputs for the purpose of checking environmental aspects of the system performance. The System Monitor feature is fully functional on power up and requires no design effort. The complete solution is supported by Xilinx development software.

Additional benefits of the System Monitor capability include a programmable channel sequencer, measurement data averaging and the ability to set user defined alarm thresholds for on-chip sensors. System Monitor can also be configured to initiate a chip level power down if necessary. The capability will remain fully functional during power down, thus ensuring continuous monitoring, and can also initiate power-up under user-defined temperature conditions.

Pricing and Availability
System Monitor is a feature available at no additional charge on all Virtex-5 FPGAs. Tool support is provided to all ISE software users and beginning with ISE 9.1i IP Update I, an architectural wizard allows customers to easily integrate the capability. Users of the ChipScope™ Pro tool can use the System Monitor capability during system debug.

About Xilinx Virtex-5 FPGAs
Built upon the industry’s most advanced 65nm triple-oxide technology, breakthrough new ExpressFabric™ technology and proven ASMBL™ architecture, the Virtex-5 family represents the fifth generation in the award-winning Virtex product line. Key design team innovations in process technology, architecture and product development methodology have led to unprecedented performance and density gains with Virtex-5 FPGAs. Members of the LX, LXT and SXT platforms are shipping now. For more information visit www.xilinx.com/virtex5.

About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.

Contact Xilinx, Inc. Fill out this form for contacting a Xilinx, Inc. representative. Your Name: Your E-mail address: Your Company address: Your Phone Number: Write your message: