Featured Article
As microprocessor designs have grown considerably in complexity, the use of hand-written directed tests in verification has dwindled. In this article, we explore using a hierarchical constrained-random approach to accelerate generation and reduce memory consumption, while providing optimal distribution and biasing to hit corner cases using the Synopsys VCS constraint solver. We present and analyze the method and discuss its effectiveness in today’s verification environment.