D&R provides a global collaboration network for sharing design resources in the electronics SoC industry.


Featured Article

Verification of USB 3.0 Device IP Core in Multi-Layer SystemC Verification Environment

The paper describes the methodology used for functional verification of the USB 3.0 device controller core. The core model has been developed at two different levels of abstraction: RTL model for synthesis and SystemC TLM model for high speed simulation, early software development and early test-bench creation.




1
2
3
4
5
6
7
Previous play/pause Next


Featured Blog

Synopsys Likely To Roll-Up The EDA Sector

Entrepreneur Journeys - Sramana Mitra
(Mar. 18, 2010)






D&R Preferred
Partners


D&R Partners
Welcome to ...