Are We Ready to Tape Out?” Notes From the Meeting Every ASIC Team Has From Hardware to Application: Understanding the Role of HAL in Embedded Platforms Where a Neuromorphic Pool Pays Off Mastering Semiconductor Chip Design: Tools, Techniques, and Best Practices The Memory Wall and the Edge How to evaluate a post-quantum cryptography provider: 10 questions to ask The BSI’s new post-quantum roadmap – a race against quantum and AI What Are the Biggest Challenges in Scaling Android Automotive OS? PoV on Understanding the Shift Towards Chiplet Architecture in SoC Design Cadence and Toyota Advance Automotive Simulation on NVIDIA AI Infrastructure Addressing chip design challenges with ADCs When AI Moves the World: Building a Chiplet Standard for Physical AI