D&R Industry Articles


How to design 65nm FPGA DDR2 memory interfaces for signal integrity

By David Banas, Xilinx
January 24, 2007 -- pldesignline.com

Practical techniques for "correctness by design" in DDR2 interfaces, from a signal integrity (SI) perspective; follow these guidelines to make your next 65nm FPGA design a success.

This article presents practical techniques for incorporating "correctness by design" in DDR2 interfaces, from a Signal Integrity (SI) perspective, using the current generation of available design tools. Some common DDR2 design errors are analyzed, as well as the tradeoffs between some popular design alternatives.

Click here to read more ...



   

Contact Xilinx, Inc.

Fill out this form for contacting a Xilinx, Inc. representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:

   




   

Add your Opinion

   

 



E-mail This Article Printer-Friendly Page








Related Articles

Related

Xilinx, Inc. Hot IPs

Latest Articles

Most Popular (Updated Daily)