Industry Articles | Most Popular | SoC News Alerts | RSS Feed

How to design a scalable OFDMA engine for WiMAX

	E-mail Save Print Talkback
	Related
	Altera Corp. Silicon IPs
	Altera Corp. Hot IPs
	Triple Speed Ethernet DDR2 SDRAM High Performance Controller PCI Express Compiler: x1, x4 & x8 MegaCore Functions DDR2 SDRAM Controller More ...
	Latest Articles
	The need to address power during manufacturing test Verifying ARM Processor Audio ADC buffer design secrets: Interfacing to audio ADC sampling circuits In multicore SOC architectures, buses are a last resort How to transform silicon with dynamic reconfiguration
	Most Popular (Updated Daily)
	1 Verifying ARM Processor 2 In multicore SOC architectures, buses are a last resort 3 How to transform silicon with dynamic reconfiguration 4 Audio ADC buffer design secrets: Interfacing to audio ADC sampling circuits 5 The need to address power during manufacturing test See the Top 20 >>

By Lawrence Rigby, Altera Corporation
March 13, 2007 -- dspdesignline.com

WiMAX is fast gaining traction in the competitive world of broadband wireless access technology with many analysts acknowledging that it has significant market potential.

Scalable orthogonal frequency-division multiple access (OFDMA) is a key technology behind mobile WiMAX—as it is with other wireless technologies. OFDMA is also expected to play a key role 3GPP and 3GPP2 long term evolution standards.

To achieve competitive systems, however, designers and OEMs must choose a silicon platform that offers flexibility, scalability and a risk-free cost-reduction path. This is particularly true of an OFDMA engine because of its high performance requirements.

The scalable OFDMA engine should possess the following features:

• Support for 128, 512, 1K, and 2K FFT sizes to address variable bandwidths from 1.25 to 20 MHz
• Support for both downlink partial usage of subchannels (PUSC) and full usage of subchannels (FUSC) and uplink PUSC mandatory schemes
• Support for both fixed and variable pilots and runtime configurable cyclic prefix insertion
• Highly parameterizable design
• Optimized for efficient use of FPGA device resources

Click here to read more ...

Contact Altera Corp. Fill out this form for contacting a Altera Corp. representative. Your Name: Your E-mail address: Your Company address: Your Phone Number: Write your message:

Add your Opinion

E-mail This Article

Printer-Friendly Page

list: -1223448688.85 seconds
detail: 0.000236034393311 seconds
prov: 0.000323057174683 seconds
end_new