Industry Articles | Most Popular | SoC News Alerts | RSS Feed

Analog and Mixed-Signal Connectivity IP at 65nm and below

	E-mail Save Print Talkback
	Related Articles
	Low power design for analog/mixed signal IP Building High-Quality, Mixed-Signal IP in 65-nm and Beyond Reuse of Analog Mixed Signal IP for SoC Design: Progress Report (Cadence Design Systems) Analog & Mixed Signal IC Debug: A high precision ADC application Mixed-Signal Verification for USB 2.0 Physical Layer IP
	Related
	Synopsys, Inc. Silicon IPs Synopsys, Inc. Verification IPs Synopsys, Inc. EDA Tools
	Synopsys, Inc. Hot IPs
	High Performance DesignWare SuperSpeed USB 3.0 PHY High Performance DesignWare SuperSpeed USB 3.0 Device Controller IBM PowerPC 460 Synthesizable Microprocessor Core PCI Express Switch Port - 128 Bit x16 More ...
	Latest Articles
	Providing memory system and compiler support for MPSoc designs: Memory Architectures (Part 1) Providing memory system and compiler support for MPSoc designs: Customization of memory architectures (Part 2) Providing memory system and compiler support for MPSoc designs: Compiler Support (Part 3) Innovating methodology beyond base classes Trace Based Approach for Unit Level Debug and Verification of C/C++ IP Models
	Most Popular (Updated Daily)
	1 Techniques to make clock switching glitch free 2 How to calculate CPU utilization 3 FPGA Implementation of AES Encryption and Decryption 4 Understanding cascaded integrator-comb filters 5 A comparison of Network-on-Chip and Busses See the Top 20 >>

By Navraj S. Nandra, Synopsys, Inc.

The demand for connectivity intellectual property (IP) for high-speed serial busses such as USB 2.0, PCI Express®, SATA, DDR2 and HDMI is increasing as these standard interfaces are included in SoCs designed for applications such as single chip recordable DVD CODEC's and MP3 players. In order to stretch battery life of these SoCs, the semiconductor technologies require ultra-low power derivatives of high-performance logic manufacturing processes that enable production of very low-power SoCs for these mobile platforms and small form-factor devices. Today, many of these SoCs are manufactured in 90nm process nodes, and the ramp for 65nm design starts has been more aggressive than expected. The 45nm process design is following close behind, with early versions of design rules and process parameters already available.

The challenge from the IP provider's viewpoint is to meet analog performance in a technology that has been targeted for densely packed digital logic. From the SoC integrator's perspective, the IP should be easy to integrate. The IP provider should have already dealt all of the details of creating the IP. The IP should also incorporate new circuit design techniques that accommodate lower supply voltages necessary for portable systems. At the smaller process nodes, design for manufacturing (DFM) must also be taken into account.

Creating IP at 65nm and Below

Reduced supply voltages mean that architectures that once worked at 3.3 V or 2.5 V now need to work at 1.8 V or lower, without any loss in performance. One way to address this is to use a mixture of high voltage I/O devices with the lower voltage core devices. This will be discussed in the next section. In addition, all the post processing to support DFM requirements increases the performance variation in these devices. This is due to effects like shallow-trench isolation (STI) induced stress, (NMOS becomes slower and the PMOS faster) nwell proximity effects, contact stress and phase shift mask correction algorithms. There is also a time-dependent variation due to negative bias temperature instability (NBTI) in PMOS devices and hot carrier injection (HCI) in NMOS devices.

Click here to read more ...

Contact Synopsys, Inc. Fill out this form for contacting a Synopsys, Inc. representative. Your Name: Your E-mail address: Your Company address: Your Phone Number: Write your message:

Add your Opinion

E-mail This Article

Printer-Friendly Page