Feedback
|
D&R Products
|
Site Map
|
Register
|
MyD&R
Select Category...
SIP Catalog
VIP Catalog
HDS Catalog
FPGA Board/Kit catalog
EDA catalog
Headline News
Industry articles
HOME
SEARCH IP
IP BASED SOC
NEWS
DESIGN ARTICLES
BLOGS
New
SEARCH TOOLS
FREE DOWNLOAD
SITE FEATURES
Silicon IP
Verification IP
Software IP
Wanted IP !!!
Free Download
IP Analytics
(Restricted Access)
FPGA Board / Kit
Design Services
Foundries
Main
IP/SoC Products
Embedded Systems
Design Platform / Structured ASIC
Foundries
FPGA / CPLD
Fabless / IDM
Deals
Legal
Business
Financial Results
People
ESL Design
Commentary / Analysis
Main
Silicon IP / SoC
Verification IP
FPGA / CPLD
Embedded Systems
Design Platform / Structured ASIC
ESL Design
ESL Design
Standards & Best Practice
Structured ASIC
Verification IP
Main
On Cores
Embedded Systems
EDA Tools
IP Cores
Tool Demos
D&R Partners
Research / Market Reports
Events Calendar
Webcasts / Podcasts
Online Bookstore
Industry Articles
|
Most Popular
|
SoC News Alerts
|
RSS Feed
Xilinx responds to Altera's FPGA benchmarks
E-mail
Save
Print
Talkback
Related Articles
How to perform meaningful benchmarks on FPGAs from different vendors
Real-time driver drowsiness tracking system
Using FPGAs to improve your wireless subsystem's performance
How to simplify power design development and evaluation for FPGA-based systems
HD video line buffering in FPGA
Related
Xilinx, Inc. Silicon IPs
Xilinx, Inc. Hot IPs
Endpoint for PCI Express
LogiCORE Endpoint PIPE for PCI Express (DO-DI-PCIE-PIPE)
H.264 Motion Estimation Engine (DO-DI-H264-ME)
MPEG4 Simple Profile Decoder
XPS FlexRay Controller
More ...
Latest Articles
Analog & Mixed Signal IC Debug: A high precision ADC application
Squeeze power efficiency out of processor-based designs -- Part one
Solving FPGA I/O pin assignment challenges
Planning, adopting and implementing adaptive reuse
What if the IP you are looking for does not exist?
Most Popular (Updated Daily)
1
FPGA design from scratch
2
How to calculate CPU utilization
3
Memory Design Considerations When Migrating to DDR3 Interfaces from DDR2
4
FPGA Implementation of AES Encryption and Decryption
5
What if the IP you are looking for does not exist?
See the Top 20 >>
By Clive Maxfield
May 30, 2008 -- pldesignline.com
The folks at Xilinx say that they've re-run the tests with different tool settings and, overall, the Xilinx software solution with Synplify Pro and ISE 10.1 dominates.
Click here to read more ...
Contact Xilinx, Inc.
Fill out this form for contacting a
Xilinx, Inc.
representative.
Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
Add your Opinion
E-mail This Article
Printer-Friendly Page