Industry Articles | Most Popular | SoC News Alerts | RSS Feed

Leveraging Virtual Platforms for Embedded Software Validation: Part 2

	E-mail Save Print Talkback
	Related Articles
	Leveraging virtual hardware platforms for embedded software validation An architecture for designing reusable embedded systems software, Part 2 Embedded DSP Software Design Using Multicore a System-on-a-Chip (SoC) Architecture: Part 2 An architecture for designing reusable embedded systems software, Part 1 DSP system design, part 2: Critical design choices
	Related
	Latest Articles
	Analog & Mixed Signal IC Debug: A high precision ADC application Squeeze power efficiency out of processor-based designs -- Part one Solving FPGA I/O pin assignment challenges Planning, adopting and implementing adaptive reuse What if the IP you are looking for does not exist?
	Most Popular (Updated Daily)
	1 FPGA design from scratch 2 How to calculate CPU utilization 3 Memory Design Considerations When Migrating to DDR3 Interfaces from DDR2 4 FPGA Implementation of AES Encryption and Decryption 5 What if the IP you are looking for does not exist? See the Top 20 >>

By Andy Ladd, Carbon Design Systems
Embedded.com (06/25/08, 04:16:00 PM EDT)

Earlier in Part 1, we described the benefits of leveraging virtual platforms to validate architecture, performance and embedded software. In this second part, a case study is provided as a means to illustrate the concepts and benefits of using a well-modeled virtual platform of a simple system-on-chip (SoC) design.

The article will discuss how to effectively use interface and abstraction techniques, modeling tools, debugging techniques, and profiling to characterize and validate architectures and embedded software.

Click here to read more ...

Contact Carbon Design Systems Fill out this form for contacting a Carbon Design Systems representative. Your Name: Your E-mail address: Your Company address: Your Phone Number: Write your message:

Add your Opinion

E-mail This Article

Printer-Friendly Page