Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore



Reducing system complexity by using a single-supply logic-level shifter


Latest Articles

Most Popular (Updated Daily)

By Qadeer A Khan, Oregon State University, and Sanjay K Wadhwa and Kulbhushan Misri, Freescale Semiconductor
Planet Analog -- Jul 01, 2008 (9:56 AM)

VLSI technology is enabling the realization of complex System on Chip (SoC) designs where different parts of a system, such as analog and digital circuits, as well as passive components, are integrated onto a single chip. In such SoCs, different parts of the chip run at different voltages to achieve optimum speed/power ratios, and it is very common to have two or more voltage domains in a single chip. For communication among the different parts of a chip having different supply voltages, level shifters are required to convert the logic signal from one voltage level to the other voltage level. Level shifters are also required at the pad-ring and chip-core interface, where low-voltage logic signals from chip core are shifted to the higher voltage levels at which the pad ring is operating.

Click here to read more ...





   

Add your Opinion

   

 

E-mail This Article Printer-Friendly Page



list: -1223449533.75 seconds
detail: 0.000349998474121 seconds
prov: 0.000442981719971 seconds
end_new