Industry Articles | Most Popular | SoC News Alerts | RSS Feed

How to simplify power design development and evaluation for FPGA-based systems

	E-mail Save Print Talkback
	Related Articles
	How to architect, design, implement, and verify low-power digital integrated circuits How to design 65nm FPGA DDR2 memory interfaces for signal integrity How to design FPGA-based advanced PCI Express endpoint solutions The need to address power during manufacturing test How to defend against the cloning of your FPGA designs
	Related
	Xilinx, Inc. Silicon IPs
	Xilinx, Inc. Hot IPs
	Endpoint for PCI Express LogiCORE Endpoint PIPE for PCI Express (DO-DI-PCIE-PIPE) H.264 Motion Estimation Engine (DO-DI-H264-ME) MPEG4 Simple Profile Decoder XPS FlexRay Controller More ...
	Latest Articles
	Analog & Mixed Signal IC Debug: A high precision ADC application Squeeze power efficiency out of processor-based designs -- Part one Solving FPGA I/O pin assignment challenges Planning, adopting and implementing adaptive reuse What if the IP you are looking for does not exist?
	Most Popular (Updated Daily)
	1 FPGA design from scratch 2 How to calculate CPU utilization 3 Memory Design Considerations When Migrating to DDR3 Interfaces from DDR2 4 FPGA Implementation of AES Encryption and Decryption 5 What if the IP you are looking for does not exist? See the Top 20 >>

By Padraig Kelly, Xilinx    
pldesignline.com (July 09, 2008)

Power consumption in electronic devices and the design of power systems is an increasingly complex task. Static current levels coupled with increased dynamic current demands imply greater IR drops in power distribution systems. Operating temperature requirements require sophisticated heat sink and airflow measurements. The Virtex-5 FPGA System Monitor features on-die temperature and voltage measurement capabilities that provide valuable information for the development, evaluation, debugging, optimization, and qualification of PCB power designs. This article explains how to configure System Monitor's external channels for power monitoring and provides PCB implementation recommendations/guidelines.

System Monitor Overview

The Virtex-5 FPGA System Monitor has, as its core, a 200 kilo-Samples-Per-Second (kSPS) Analog-to-Digital Converter (ADC). Fig 1 shows a block diagram of the System Monitor.

1. The System Monitor Block.
(Click this image to view a larger, more detailed version)

The System Monitor allows unprecedented and convenient access to vital on-chip analog FPGA information. The inputs to the ADC are on-die temperature and voltage sensors. Using its 17 available external channels, the System Monitor provides for the measurement of the physical environment of the PCB or enclosure. The control logic implements common monitoring features, including automatic channel sequencing, filtering, and alarms. All of these features are user programmable and can be customized at run time through the register file interface accessible in the FPGA logic through the Dynamic Reconfiguration Port (DRP). The DRP is a standard bus interface available in many Xilinx FPGA blocks. This port enables updating the configuration of a particular block in a dynamic manner. Alternatively, the register file interface is accessed externally through the JTAG Test Access Port (TAP). Indeed, access to the System Monitor feature is available even before the device is configured using the JTAG TAP.

Click here to read more ...

Contact Xilinx, Inc. Fill out this form for contacting a Xilinx, Inc. representative. Your Name: Your E-mail address: Your Company address: Your Phone Number: Write your message:

Add your Opinion

E-mail This Article

Printer-Friendly Page