Microtronix Launches High Performance Multi-port SDRAM Memory Controller IP Core
LONDON, Ontario -- August 30, 2006 Microtronix today launched a High Performance Multi-port SDRAM Memory Controller IP Core which boosts memory performance by more than 6 times over other standard memory controller IP Cores.The core is ideal for streaming video applications and supports up to 1024 x 768 (true colour) 32-bit display resolution. said Philippe Morin, VP Sales & Marketing. The core provides a complete, easy-to-use solution to interface with a wide variety of SDR and DDR SDRAM memory devices.The memory controller is optimized for the Altera Stratix and Cyclone family of programmable logic devices. The IP Core is Altera SOPC Builder Ready and integrates easily into any SOPC Builder generated system.
The Microtronix High Performance Multi-port SDRAM Memory Controller IP Core is years ahead of currently available standard SDRAM Memory IP Cores. There has never been a better time to switch to Microtronix, said Norman McCall, Microtronix President.The IP Core operates independent of the system clock enabling the memory to be clocked at its maximum frequency.The DDR Memory Controller IP uses a proprietary technology which simplifies memory interface design by removing the need for extra resynchronization clocks and maximizes the performance of the memory system.
Performance features:
- Multi-port system bus interfaces
- Optimized for streaming data applications
- Configurable cache size
- Avalon random and streaming bus support
- Unique independent DDR Round-Trip capture scheme
- Memory clock independent of system clock speed
- Optimized cache minimizes memory wait-states
- Supports SDR & DDR memory devices
- Configurable data width (1 - 32-bits)
- Memory clock independent of system clock
- Two local configurable system ports
- Altera SOPC Builder Ready
- IP functional simulations models (VHDL & Verilog)
- Support for OpenCore Plus evaluation
The Microtronix High Performance Multi-port SDRAM Memory Controller IP Core is available for immediate sale through the Microtronix Web Store (http://www.microtronix.com/acatalog) and through Arrowdevtools.com for a suggested retail price of $2495 (US).
About Microtronix
Starting with the first commercially available embedded uClinux port to the soft-core Nios processor in 2001, Microtronix has been a leader in embedded Linux and FPGA technology design. Microtronix provides software and hardware that empowers engineers to quickly develop and commercialize products that take advantage of the flexibility of FPGA devices and open source software. Microtronix is a privately held company located in London, Ontario, Canada.
|
Microtronix Hot IP
Related News
- Microtronix Announces New Enhanced Multi-port SDRAM Memory Controller IP Core
- Microtronix updates Multi-port SDRAM Memory Controller IP Cores to support Stratix III and Arria GX FPGA devices.
- Nivus GmbH uses Array Electronics Multi-Port SDRAM Controller IP in its new NivuSonic ultrasonic measurement device
- ASIC Architect Announces the Availability of Multi-Port Intelligent Arbiter and Scheduler for DDR Controller Cores
- sureCore designs special high performance multi-port memory for Semidynamics AI chip
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |