Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


Intelop announces industry's first customizable TCP-Offload Engine at 2-Gpbs with integrated Ethernet MAC Silicon IP for SOC, ASIC and FPGA customers in Network equipment, Network Security, Telecom, SAN/NAS markets


Related News

Related

Breaking News

Most Popular (Updated Daily)

  • Customers will be able to customize this TOE engine by adding differentiable features and integrate this synthesizable core in the design of SOCs/ASICs/FPGAs to develop enhanced differentiable products.
  • Integrated TOE+2G bit Ethernet MAC silicon IP with security features provides enhanced functionality in Layer-2-7 Switches/Routers, IPS/IDS appliances and Network Security appliances. Advanced architecture with built in scalability allows customers to target it to many silicon libraries from 0.18 um-0.090 nm ASIC, SOC or FPGA without compromising performance/ functionality.
Santa Clara, California – September 4, 2006 -- Intelop Corporation, a leading IP developer, customization & engineering services provider, today announced development of the worlds first TCP offload engine/TCP accelerator, with integrated Ethernet MAC running at 2 Gbps sustained rates. It can be scaled down to 100 Mbps with fewer features also.

“Because of its advanced scalable architecture, it can be customized to implement differentiated features and performance requirements to meet customer’s specifications e.g. choice of PHY interface - XGMII or Serial, scalable packet FIFO size, scalable size of Session Management table, Session Parameters, Flags/protocol processing, scalable size of direct store Packet memories, integrated DDR/SSRAM controllers and many other features,” said Kelly Masood, President of Intelop.

The IP core can be used in the appliances ranging from high-end Network Intrusion Detection/Prevention, Network Security, Content Protection/Security, Network Switches appliances and Routers to low-cost Layer-2/3 switching/routing equipment.

“We utilized our expertise in designing highly successful and advanced technology Multi-Giga bit Enterprise-class IDS/IPS, Network Security appliances employing SOCs also designed by intelop in defining the architecture of this TOE engine,” said Kelly Masood. This and other IP components are central to many new SOCs/ASICs/FPGAs targeting Networking, Network Security and Storage markets. Intelop also integrated many of these IPs with other standard blocks in SOCs and developed necessary software as total turn key solutions.
 “We are excited about this new crown jewel and the ability to develop value-added networking silicon and total solutions for our customers.” said Kevin Moore of Intelop.

Intelop Corporation is a custom IP developer,  SoC/ASIC integrator and engineering services provider for Networking, Network Security, storage and embedded systems. The company’s silicon-proven semiconductor IP with comprehensive hardware and software experience has helped build several complete solutions. Visit:  http://www.intelop.com/





   

Contact Intelop Corp

Fill out this form for contacting a Intelop Corp representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



E-mail This Article Printer-Friendly Page