Virage Logic Names Sherif Sweha as Vice President of Engineering

20+ Year Intel Engineering Management Veteran Brings Large Scale Product Development and Operational Expertise to Virage Logic

FREMONT, Calif. --, Jan 08, 2007  -- Virage Logic Corporation (Nasdaq:VIRL), the semiconductor industry's trusted IP partner and pioneer in Silicon Aware IP(TM), today announced the appointment of Sherif Sweha as vice president of engineering. In this newly created position, Sweha will be responsible for the company's memory product development efforts including design excellence, delivery and engineering productivity. Reporting directly to Dan McCranie, Virage Logic's president and chief executive officer (CEO), Sweha will work closely with chief technical officer (CTO) Dr. Alex Shubat, who will continue to drive the company's overall product and technology strategy.

Sweha brings more than 20 years of Intel engineering management experience to Virage Logic. In his most recent assignment at Intel, Sweha served as director of non-volatile memory (NVM) design engineering for the $2 billion FLASH memory business. Responsible for the complete chip development process, he oversaw product architecture, chip design and validation, design automation and embedded software development. In addition, Sweha directed the design activities to develop test chips and lead vehicles for the 65-nanometer (nm) process node, as well as advanced alternative non-volatile memory technologies. He also grew a global design team from 175 to more than 400 engineers and established Intel's first chip design teams in the Philippines and China.

"We are very pleased to have someone of Sherif's background and proven track record join Virage Logic," said McCranie. "Under his leadership, I'm confident we will be able to scale our global product development and engineering operations to better meet our customers' advanced semiconductor IP requirements and critical time-to-market windows."

"Virage Logic has long been recognized as a technology leader in providing highly differentiated semiconductor IP at the advanced process nodes of 130nm and below," said Sweha. "I'm excited to join the company as it begins its second decade and solidifies the product development process to build a highly efficient, scalable business that meets increasing global demand for its products."

About Virage Logic

Founded in 1996, Virage Logic Corporation (NASDAQ:VIRL) rapidly established itself as a technology and market leader in providing advanced embedded memory intellectual property (IP) for the design of complex integrated circuits. Today, as the semiconductor industry's trusted IP partner, the company is a global leader in IP platforms comprising embedded memories, logic, and I/Os, and is pioneering the development of a new class of IP called Silicon Aware IP(TM). Silicon Aware IP tightly integrates Physical IP (memory, logic and I/Os) with the embedded test, diagnostic, and repair capabilities of Infrastructure IP to help ensure manufacturability and optimized yield at the advanced process nodes. Virage Logic's highly differentiated product portfolio provides higher performance, lower power, higher density and optimal yield to foundries, integrated device manufacturers (IDMs) and fabless customers who develop products for the consumer, communications and networking, hand-held and portable, and computer and graphics markets. The company uses its FirstPass-Silicon(TM) Characterization Lab for certain products to help ensure high quality, reliable IP across a wide range of foundries and process technologies. The company also prides itself on providing superior customer support and was recently named Customer Service Leader of the Year in the Semiconductor IP Market by Frost & Sullivan. Headquartered in Fremont, California, Virage Logic has R&D, sales and support offices worldwide. For more information, visit www.viragelogic.com.

Contact Virage Logic Fill out this form for contacting a Virage Logic representative. Your Name: Your E-mail address: Your Company address: Your Phone Number: Write your message: