Universal Chiplet Interconnect Express (UCIe 1.0) Controller
ST decides to import CMOS, change Crolles function
(01/25/2007 9:15 AM EST)
LONDON — Carlo Bozotti, chief executive officer of STMicroelectronics NV, told analysts Wednesday (Jan. 24) that ST would align with "industry leaders" to obtain a 32-nm CMOS process for use in its wafer fabs and as a platform for specialized extensions.
Bozotti did not say who would provide ST with its 32-nm CMOS platform but said: "It is obvious we have alternatives."
At present ST is aligned with leading foundry, Taiwan Semiconductor Manufacturing Co. Ltd. which is an associate partner to ST, Freescale Semiconductor Inc. and NXP BV in the Crolles2 R&D alliance.
Speaking during a conference call for analysts Bozotti said that the Crolles2 Alliance would complete the development of 45-nm CMOS process technology during 2007 but there would then be a "discontinuation" in the role of the Crolles development center and pilot fab.
E-mail This Article | Printer-Friendly Page |
Related News
- Andes Technology and MetaSilicon Collaborate to Build the World's First Automotive-Grade CMOS Image Sensor Product Using RISC-V IP SoC
- ST Engineering Acquires D'Crypt to Strengthen its Cyber Capabilities
- Nextera-Adeas ST 2110 IP cores are now available on Intel FPGAs
- SMIC: Resignation of Chairman of the Board and Executive Director Appointment of Chairman of the Board and Change of Authorised Representative
- How Will 5G Advanced Change RF Design?
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India