VinChip Systems announces USB PHY Verification Services
San Jose, CA. April 9,2007 -VinChip Systems one of the leaders in USB IP licensing announced immediate availability of PHY Verification Services to address the growing need to validate USB PHY before silicon and post tape out
Home grown or third party USB PHY (UTMI/UTMI+/ULPI) can be tested with VinChip Verification IP containing silicon proven VinChip RTL and test environment to identify bugs early in the design . Customers can get full access to VinChip RTL and full test case database as a part of this service. Post silicon customer’s PHY will be tested in VinChip FPGA emulation environment and checked for USB – IF compliance
“Our engagement with early Beta customers helped us to validate our VIP with third party PHY model” commented Murugesan Jeyachandran, VP Engineering VinChip Systems. “VinChip today has successfully interoperated its IP with more than 10 different PHY offerings that are available in the market today” he added
VinChip Systems USB Intellectual Property is being used by more than 60 customers worldwide today. Deliverables include Verilog or VHDL models along with directed and random test bench verification environment. For more information on this service please contact info@vinchip.com
|
VinChip Systems Hot IP
Related News
- VinChip announces USB 3.0 Verification IP for Super Speed USB Devices
- Synopsys Announces Complete SuperSpeed USB IP Solution Consisting of Device Controller, PHY and Verification IP
- VinChip Announces Verification Testbench for Certified Wireless USB
- Unleash Next-Gen Speeds with Silicon-Proven USB 3.0 PHY IP Cores with Type-C Support in Multiple Process Nodes
- Production Proven USB 3.2 Gen1/Gen2 IP Cores to ensure a seamless throughput for Next-Gen SoCs available for Immediate licensing
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |