English
Universal Chiplet Interconnect Express (UCIe 1.0) Controller
Xilinx and 4i2i demonstrate H.264 HD encoder and decoder with streaming over RTP
Las Vegas -- April 17, 2007 -- Xilinx, Inc. (NASDAQ: XLNX), and 4i2i, a world-leading provider of hardware and software advanced video and audio coding technologies, today announced one of the world’s first demonstration of an FPGA-based real-time H.264 main profile video encoder, coupled with a high profile video decoder, with streaming over RTP, at the National Association of Broadcasters (NAB) Conference, April 16-19, 2007 in Las Vegas, Nevada booth #SU14609. Implemented on Xilinx Virtex™-5 FPGAs, both cores are licensable intellectual property (IP) cores developed by 4i2i. They deliver a high-performance, high-quality solution for many compression and transcoding requirements across the broadcast industry.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
About 4i2i
4i2i Communications Ltd is a leading supplier of semiconductor IP cores and software for video-coding. Founded in 1995, 4i2i's operations are located in Aberdeen, Scotland and San Jose, California. Telephone: +44 1224 712844 (UK) or 408 467 5088 (US).
|
||||||
Related News
- Xilinx And 4i2i Demonstrate H.264/AVC High Profile Decoder In An FPGA
- Xilinx And 4i2i Demonstrate Industry's First High Definition H.264/AVC Encoder Available In A Single FPGA
- RC Module announces new SD/HD H.264 Decoder SoC aimed at Russian DVB market
- Fujitsu launches full HD multi-standard decoder device supporting both MPEG-2 and H.264
- GDT joins Xilinx Alliance with H.264 EBH
Breaking News
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- T2M-IP Unveils Revolutionary MIPI D-PHY & DSI Controller IP Cores with speed 2.5Gbps/lane, Redefining High-Speed Data Transfer and Display Interfaces
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
|
E-mail This Article | 
|
|
Printer-Friendly Page |