English
Xelic Announces Immediate Availability of 10Gb/s Ethernet Rate Adaptation IP Core
Rochester, NY -- April 25th, 2007 -- Xelic, Inc. today announced the immediate availability of their new 10Gb Ethernet Rate Adaptation Core (XCE10GA). The XCE10GA performs rate adaptation through the insertion and removal of complete PCS blocks containing idle characters to provide maximum transparency capability. Optional flow control is provided through the insertion of programmable PAUSE frames in open or closed loop configurations. 10GBASE-R and 10GBASE-W applications are supported with 64B/66B transmission codes transferred at a 10Gb rate using a 64-bit data bus operating at 161.13Mb/s. This core is intended as a host side OTN add-on for Ethernet support. The XCE10GA system side interface mates with the Xelic XCO2 Digital Wrapper framer core to provide a complete 10Gb OTN solution.
About Xelic
Xelic is a leading provider of networking intellectual property for FPGA and ASIC applications. Xelic was founded in January of 2002 and is located in Rochester, NY. For more information about Xelic, please visit www.xelic.com.
About Xelic
Xelic is a leading provider of networking intellectual property for FPGA and ASIC applications. Xelic was founded in January of 2002 and is located in Rochester, NY. For more information about Xelic, please visit www.xelic.com.
|
||||||
Related News
- Toshiba Announces Immediate IP Subsystem Availability of 10 Gigabit Ethernet for Custom LSI Platforms
- eASIC and Tamba Networks Announce Immediate Availability of 100 Gigabit Ethernet Solution for Data Center, Core and Access Network Switching Applications
- Arasan Announces immediate availability of its SUREBOOT™ Total xSPI PHY IP
- Arasan announces the immediate availability of its 2nd Generation MIPI D-PHY for GlobalFoundries 22nm SoC Designs
- Creonic Today Revealed Its New CCSDS 131.2 Wideband Demodulator IP Core with Immediate Availability
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
|
E-mail This Article | 
|
|
Printer-Friendly Page |