Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


Hidden IP: booby trap or buried treasure?


Related News

Breaking News

Most Popular (Updated Daily)

George Leopold, EE Times
(04/30/2007 9:00 AM EDT)

WASHINGTON — If the process by which technology standards are forged and implemented isn't broken, it is surely straining under the weight of globalization, relentless technological change, patent-infringement and antitrust lawsuits as well as increasingly noisy standards battles among competing industry consortia.

In response, standards bodies are reviewing their procedures for dealing with intellectual-property (IP) rights. Many are focusing on patent and licensing disclosure. The IEEE, for instance, is awaiting a government opinion on a plan to use voluntary patent disclosure in its standards proceedings (see story, below). Groups like VITA, the Digital Video Broadcasting Project and Jedec are either conducting similar reviews or contem- plating new disclosure requirements.

Click here to read more ...





E-mail This Article Printer-Friendly Page