Headline News | Most Popular | SoC News Alerts | RSS Feeds

DOLPHIN Integration releases a ROM in 65 nm with Ultra high density and ultra low leakage

	E-mail Save Print
	Related News
	Dolphin Integration announces its ultra low power, low leakage and High density 65 nm ROMs and RAMs Dolphin Integration releases its RAM for 90 nm nodes with dual optimization: for ultra-low power and for extremely high density DOLPHIN Integration completes its 65 nm Library with the AURIGA sROMet Dolphin Integration announces an ultra High Density library in shrunk processes. Dolphin Integration launches a standard cell library with ultra-high density up to 30% savings
	Related
	Dolphin Integration Silicon IPs Dolphin Integration EDA Tools Dolphin Integration Latest News
	Dolphin Integration Hot IPs
	Step down inductorless switching regulator for 180 nm process Linear regulator with low Drop-Out for Li-On battery/ SoC interface Smallest 32-bit processor on the market with 4 DMIPS/MHz/mm2 Lithium-Ion battery charger supporting a dual power source: from AC adapter and ... ultra Low power Consumption - standard cell library 180 nm More ...
	Breaking News
	TSMC's Chang: IC downturn will be 'tough' Ultra-low power 16-bit microcontroller core consumes less than 40 uA per MIPS. MOSAID Reports Results for Second Quarter Fiscal 2009 and Dividend Cadence Announces Appointments of R&D and Worldwide Field Operations Leaders Xilinx Offers First 5Gbps FPGA-Based Solution Compliant With PCI Express Version 2.0
	Most Popular (Updated Daily)
	1 POWERVR SGX520, the world’s smallest OpenGL ES 2.0 core achieves Khronos conformance 2 ARM Gives Thumbs Up For On2's Video Codec Solutions 3 Ultra-low power 16-bit microcontroller core consumes less than 40 uA per MIPS. 4 ARM Unveils IP Portfolio Program - New Model for ARM IP 5 Cadence Announces Appointments of R&D and Worldwide Field Operations Leaders See the Top 20 >>

May 9, 2007 -- DOLPHIN Integration releases a ROM in 65 nm with Ultra high density and ultra low leakage:

• Denser than dense is what everyone in the semiconductor industry is looking for!
• Every mm2 saved in return saves a  ggod number of cents.

Its key “two-in-one” patent enables “tROMet Phoenix” to achieve challenging density, while equally offering ultra low leakage.

Typically, the silicon area of a 6-Mbit instance in 65 nm will decrease as far as 0.63 mm2 with only 1.2 uA leakage current, and the same 6-Mbit instance in 90 nm will be as low as 0.95 mm2 with only 1.8 uA leakage current.

For more information, please visit:
http://www.dolphin.fr/flip/ragtime/65/ragtime_65_rom.html

Contact Dolphin Integration Fill out this form for contacting a Dolphin Integration representative. Your Name: Your E-mail address: Your Company address: Your Phone Number: Write your message:

E-mail This Article

Printer-Friendly Page