Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


EE Times - DAC special: video interview with Sidense CEO Xerxes Wania


Related News

Related

Sidense Corp. Hot IPs

Breaking News

Most Popular (Updated Daily)

Brian Fuller
(06/05/2007 11:14 AM EDT)
 
SAN DIEGO — Xerxes Wania, president and CEO of logic IP developer Sidense Corp. (Ottawa), spoke with EE Times editor-in-chief Brian Fuller at the Design Automation Conference.





   

Contact Sidense Corp.

Fill out this form for contacting a Sidense Corp. representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



E-mail This Article Printer-Friendly Page