32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
Novas Extends Industry-Standard Debug Platform with Faster Performance and Advanced SystemVerilog Capabilities
Performance initiatives are focused on enabling fast, fine-grained access to critical portions of big designs and new incremental, on-demand approaches that accelerate automated analysis and tracing capabilities. Novas is also building on its comprehensive SystemVerilog infrastructure with enhanced SystemVerilog Assertion (SVA) debug solutions and source code debug support for SystemVerilog Testbench (SVTB) descriptions. These capabilities are being rolled out with quarterly releases of Novas' award-winning Verdi(TM) Automated Debug System starting this month.
"Chips are getting bigger with over 100 million gates and approaching one billion transistors. This creates an astronomical challenge for the engineers trying to comprehend the complex structure and behavior of these designs," said Scott Sandler, president and CEO of Novas Software. "We're scaling the performance, capacity and capabilities of the Verdi debug platform to keep pace with design size and complexity. Our customers can adopt the latest standards and methodologies with confidence in their ability to debug the largest, most complex SoCs."
Larger Designs, Faster Debug
Novas has modified the underlying structure of its de facto industry-standard fast signal database (FSDB) to both improve the raw speed of data retrieval and provide more efficient access mechanisms throughout the system. The immediate impact on response times and memory utilization is impressive:
- 5X improvement when adding signals to the waveform display;
- 2X - 10X improvement for tracing in source code and schematic views with annotated signal values; and
- 3X improvement when comparing large FSDB files.
Novas is also enhancing debug productivity with incremental, on-demand creation of specialized databases to support more advanced features. These include module-based behavior analysis performed incrementally at the block-level in just seconds and a signal-based schematic database for 10X faster visualization and tracing of large flat netlists using 3X less memory. Future enhancements will apply the on-demand model to Novas' knowledge database (KDB) to speed the loading and interactive processing of design data. Further optimization of FSDB data handling techniques is also expected to yield significant additional improvements.
SystemVerilog Methodologies
Industry trends point toward broader user adoption of the SystemVerilog language as the standard for assertion-based verification and testbench creation. Novas is evolving its debug platform with new SVA and SVTB capabilities that address the abstract and dynamic nature of these methodologies. Key elements include:
- SVA - Fast off-line assertion checking; assertion analysis engines to automatically isolate failures; and on-the-fly, post-simulation calculation of assertion data to speed debug and minimize simulation data capture requirements.
- SVTB - Traditional source code visualization and tracing; advanced browsers for viewing class structure and hierarchy; and new visualization and analysis engines for the capture, display and tracing of dynamic data and class structures.
Pricing & Availability
Initial performance and capacity upgrades and SVA analysis capabilities are immediately available with the latest release of the Verdi Automated Debug System. Enhanced SVA solutions and SVTB source code debug will follow starting in the third quarter of 2007. Advanced SVTB features will be introduced through early 2008. The Verdi debug system is list priced at US$14,000 for a one-year subscription license.
About Novas
Novas Software, Inc. is the leading provider of design comprehension solutions that enhance verification of complex ICs, embedded systems and SoCs. The Novas Verdi(TM) Automated Debug and Siloti(TM) Visibility Enhancement products cut debug time in half while dramatically minimizing simulation overhead. Novas is headquartered in San Jose, Calif. with offices in Europe, Japan and Asia-Pacific. For more information, visit www.novas.com or email info@novas.com.
|
Related News
- Novas Extends Industry-Standard Debug Platform for Embedded Processor-Based System-on-Chip Designs
- Artisan Components' Industry-Standard Design Platform Adopted By Jazz Semiconductor For Advanced Communications Process Technologies
- Agere Systems Introduces High-Performance SONET/SDH Mapper and T/E Framer with Industry-Standard Interfaces for Access Networks
- STMicroelectronics and Synopsys Announce Partnership To Develop Industry-Standard Tool Platform for Design Reuse
- Mentor Graphics Introduces First Industry-Standard 8-bit Processor Core With On-Chip Debug
Breaking News
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
- Alphawave Semi Audited Results for the Year Ended 31 December 2023
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |