Headline News | Most Popular | SoC News Alerts | RSS Feeds

Dolphin Integration announces its ultra low power, low leakage and High density 65 nm ROMs and RAMs

	E-mail Save Print
	Related News
	DOLPHIN Integration releases a ROM in 65 nm with Ultra high density and ultra low leakage Dolphin Integration releases its RAM for 90 nm nodes with dual optimization: for ultra-low power and for extremely high density SiliconBlue and Magma Strengthen Technology Partnership DOLPHIN Integration completes its 65 nm Library with the AURIGA sROMet Dolphin Integration announces a SESAME Library stem for ultra low power and low voltage in 0.18 um
	Related
	Dolphin Integration Silicon IPs Dolphin Integration EDA Tools Dolphin Integration Latest News
	Dolphin Integration Hot IPs
	Step down inductorless switching regulator for 180 nm process Linear regulator with low Drop-Out for Li-On battery/ SoC interface Smallest 32-bit processor on the market with 4 DMIPS/MHz/mm2 Lithium-Ion battery charger supporting a dual power source: from AC adapter and ... ultra Low power Consumption - standard cell library 180 nm More ...
	Breaking News
	ARC and Hellosoft Offer a VoIP Solution that Doubles the Channel Capacity of Comparable Embedded Solutions Cadence Provides Open Source OVM Adoption Solution for VMM Users in Response to Industry Demand Cadence Introduces Industry's First Family of MIPI Standard-Compliant OVM Multi-Language Verification IP Virage Logic Expands Global Sales Channel to Address Growing Market Demand for Broadening Product Portfolio Mentor Graphics Delivers Solution for SystemVerilog Base Class Library Interoperability to Enable Reuse of Legacy VMM Code in an OVM Environment
	Most Popular (Updated Daily)
	1 ChipStart Creates New Economics for the Semiconductor Intellectual Property Market 2 Mixel's MIPI D-PHY Transceiver IP in use on California Micro Devices CM5160 Chip 3 Synopsys to Acquire ProDesign's CHIPit Business Unit 4 Reading Cadence's tea leaves 5 SPIRIT Licenses Voice and Audio Software to ARM See the Top 20 >>

You can reduce power consumption by more than half without any area penalty at 65 nm!
 
France, October 11, 2007 -- DOLPHIN  Integration marks their presence at 65 nm, with the patented tROMet Phoenix, optimized for ultra high density and very low leakage, as well as the spRAM Uranus optimized for Low power and Low leakage.
 
Typically, the silicon area of a 6-Mbit instance ROM in 65 nm will decrease as far as 0.63 mm2 with only 1.2 uA leakage current, thanks to the key “two-in-one” patent.

For a RAM instance of  64 kbits, the power consumption is a mere 9 uA/Mhz and leakage in power-down mode is 0.91 uA.
More information on http://www.dolphin.fr/flip/ragtime/65/ragtime_65_ram.html

Contact Dolphin Integration Fill out this form for contacting a Dolphin Integration representative. Your Name: Your E-mail address: Your Company address: Your Phone Number: Write your message: