Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


Sidense Achieves Working Embedded OTP at 65nm


Related News

Related

Sidense Corp. Hot IPs

Breaking News

Most Popular (Updated Daily)

Embedded Non-Volatile Memory IP Ideal for High-Volume, Cost-Effective Solutions

Ottawa, Canada - Nov 12th, 2007 - Sidense, a leading developer of Logic Non-Volatile Memory (NVM) IP cores, today announced it has successfully achieved functional embedded NVM at 65nm silicon and will complete full qualification in Q1 of 2008. The initial 65nm offering includes standard/general and low power/leakage processes.

Many high-volume applications are migrating to 65nm and smaller processes. One difficulty chip designers face at these advanced process nodes is finding scalable non-volatile storage solutions. Charge-storage NVM products suffer from data retention issues in standard-logic CMOS process nodes at 65nm and below. Sidense's patented anti-fuse technology does not suffer from these data retention problems and scales to geometries below 45nm.

"Many customers have expressed excitement about our technology, which provides them with a low-power, reliable, and cost-effective path to 65nm, 45nm and beyond," said Xerxes Wania, President and CEO of Sidense. "With our OTP memory IP, our customers can develop competitive products for a broad range of applications."

65nm applications are price sensitive and Sidense’s patented 1T-FuseTM provides the industry’s smallest NVM bit cell, leading to highly cost-effective solutions. Additionally, the technology can be manufactured on a standard-logic CMOS process with no additional masks or process steps.

This latest product offering enhances Sidense’s broad NVM product portfolio, which is currently available from 180nm to 65nm at leading foundries.

About Sidense

Sidense provides secure, dense and reliable non-volatile one-time programmable (OTP) memory IP for use in standard-logic CMOS processes, with no additional masks or process steps required. Sidense's patented one-transistor 1T-FuseTM architecture is available from 180nm to 65nm at leading foundries. Ideal applications include analog trimming, code storage, encryption keys such as HDCP, RFID and Chip ID, and configurable processors and logic. For more information, visit www.sidense.com.


   

Contact Sidense Corp.

Fill out this form for contacting a Sidense Corp. representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



E-mail This Article Printer-Friendly Page