Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
Denali's Blueprint Employed by Atheros to Enhance SoC Design Productivity and Enable Rapid IP Reusability
New ESL Methodology Incorporates CSR Automation Management for Hardware and Software Design Accelerating Development Process
SUNNYVALE, Calif. -- March 27, 2008 -- Denali Software, Inc., a world-leading provider of electronic design automation (EDA) software and intellectual property (IP), today announced it has licensed its Blueprint(TM) product to Atheros Communications, Inc., a leading developer of advanced wireless and wired solutions. Atheros will employ Blueprint's SoC design tools in developing the company's Radio-on-Chip for Mobile(R) (ROCm(R)) solutions and other products. The Denali Blueprint Compiler was specifically designed for hardware and software engineers to generate and manage all control registers throughout the design process, to speed pre-silicon validation, maintain architectural quality and thus, increase productivity.
"The Blueprint system-level design tool significantly reduces integration time, helps ensure consistency and eases propagation of changes throughout the design and verification process," said Steve Padnos, methodology architect for Atheros. "Atheros selected Denali because it provides an integral and valuable platform solution for SoC design."
"Denali understands the challenges facing design teams and the error-prone processes that occur between the register specification and implementation prior to finalizing the design requirements," said Mark Gogolewski, CTO at Denali Software. "Our customers, such as Atheros, can utilize Blueprint Compiler to significantly shorten the time required to pre-silicon hardware/software integration and build complex SoCs."
About Denali Blueprint
Denali Blueprint is a SystemRDL compiler that enables a system-level approach to automating specification, view generation, and management of control registers for IP and SoC design. Blueprint will generate necessary outputs and views for design, verification, documentation, software development, post silicon debug and even enables early software development with SystemC(TM) Transaction Level Models. Blueprint guarantees interoperability with other EDA tools by inputting and outputting IP-XACT and SystemRDL formats. For more information about Blueprint, visit: http://www.denali.com/products/blueprint.html.
About Denali Software
Denali Software, Inc. is a world-leading provider of electronic design automation (EDA) software and intellectual property (IP) for system-on-chip (SoC) design and verification. Denali delivers the industry's most trusted solutions for deploying PCI Express, NAND Flash and DDR DRAM subsystems. Developers use Denali's EDA, IP and services to reduce risk and speed time-to-market for electronic system and chip design. Denali is headquartered in Sunnyvale, California and has offices around the world to serve the global electronics industry. More information about Denali, its products and services is available at http://www.denali.com.
|
Related News
- Qimonda Selects Denali to Enable Rapid Deployment of Industry's First GDDR5 Memories
- Intel and Cadence Expand Partnership to Enable Best-in-Class SoC Design on Intel's Advanced Processes
- Flex Logix Joins Intel Foundry Services Accelerator IP Alliance to Enable Fast, Low Power, Reconfigurable SoC's
- Synopsys to Enable New Levels of Insight into SoC Designs and Systems with Industry's First Silicon Lifecycle Management Platform
- SiFive Selects Synopsys Fusion Design Platform and Verification Continuum Platform to Enable Rapid SoC Design
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |