English
Analysis: On2 brings YouTube to cell phones
By BDTI
March 26, 2008 -- dspdesignline.com
A few months ago, video codec vendor On2 announced its acquisition of Hantro, a company that offers licensable video codec accelerators and software. At the Mobile World Congress in February, On2 unveiled the first offspring from the marriage—the Hantro 8190 licensable silicon IP core. The 8190 is a video decoder core that's intended for use in chips targeting mobile handsets, and supports the Flash video format (FLV) used by YouTube and Facebook.
The Hantro 8190 supports H.264, MPEG-2, MPEG-4, VC-1, and VP6 (a proprietary On2 compression format that, along with H.264 and Sorenson Spark, can be used to generate FLV files). The 8190 also supports JPEG still images up to 16 MP. According to On2, the core can decode H.264 High Profile, 1080p resolution video at 30 fps with a clock frequency under 165 MHz. The IP block is configurable; licensees can choose a subset of the available codecs and resolutions to minimize silicon area.
March 26, 2008 -- dspdesignline.com
A few months ago, video codec vendor On2 announced its acquisition of Hantro, a company that offers licensable video codec accelerators and software. At the Mobile World Congress in February, On2 unveiled the first offspring from the marriage—the Hantro 8190 licensable silicon IP core. The 8190 is a video decoder core that's intended for use in chips targeting mobile handsets, and supports the Flash video format (FLV) used by YouTube and Facebook.The Hantro 8190 supports H.264, MPEG-2, MPEG-4, VC-1, and VP6 (a proprietary On2 compression format that, along with H.264 and Sorenson Spark, can be used to generate FLV files). The 8190 also supports JPEG still images up to 16 MP. According to On2, the core can decode H.264 High Profile, 1080p resolution video at 30 fps with a clock frequency under 165 MHz. The IP block is configurable; licensees can choose a subset of the available codecs and resolutions to minimize silicon area.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Andes Technology Corp. Brings Its Broad Family of RISC-V CPU IP to the Silicon Catalyst Semiconductor Incubator
- Dover Microsystems Brings Secure Silicon IP to DesignShare
- Save up to 20 % of silicon area with Dolphin Integration's standard cell library SESAME uHD
- Silicon Image Enters Small Cell Wireless Backhaul Market with Industry's First Single-Chip Beam Steering 60GHz RF Tranceivers
- SoC Silicon and Software Design Cost Analysis: Costs for Higher Complexity Continue to Rise
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results