Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Multimedia IP Journal Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


BitSim joins Mentor Graphics's Questa Vanguard Program (QVP)


Related

BitSim AB Hot IPs

Breaking News

Most Popular (Updated Daily)

August 7, 2008 -- The Questa Vanguard Program (QVP) extends Mentor Graphics' breadth of design and verification technologies through partnerships with industry-leading companies. BitSim as a QVP partners provides support for advanced verification methods, conversion services, training and consulting based on Mentor Graphics industry leading Questa verification platform. The program was established to bring design and verification engineers world-class product integrations and interoperability to enhance their Questa verification options and build a strong and comprehensive SystemVerilog ecosystem.

“We are delighted to have BitSim join the Questa Vanguard partnership program to enhance each other’s SystemVerilog capabilities,” said Dennis Brophy, Director of Strategic Business Development, Mentor Graphics Corporation.  “The combination of Mentor’s advanced verification solutions utilizing SystemVerilog and BitSim’s SystemVerilog verification expertise is a good complement to further accelerate the industry’s move to SystemVerilog.”

 Mentor Graphics® is a technology leader in electronic design automation (EDA), providing software and hardware design solutions. Mentor Graphics Questa functional verification solution combining tools, methodology and industry partners to deliver a new level of verification productivity and efficiency to today's design and verification engineers. They can leverage Questa's excellent SystemVerilog implementation to address constrained-random, functional coverage and assertion based verification methods. Over the last 12 month SystemVerilog and SystemVerilog based methodologies like the Open Verification Methodology gained rapid momentum in the verification community.

BitSim invested in people and knowledge and built up a broad set of SystemVerilog expertise. BitSim is now offering SystemVerilog training for customers in Nordic Countries. Additionally we are moving ahead and expanding our current staff of SystemVerilog engineers.

Read more:  www.mentor.com/products/fv/partners/qvp.cfm

BitSim is a leading consultant and design house in Sweden focusing on electronic design and embedded SW for Board and Chip development. The company has one of Sweden's largest independent electronics development groups in six offices.

Four key areas are Chip Design, Digital Signal Processing, High-Speed Design, and Video/Graphics. Read more: http://www.bitsim.com/




   

Contact BitSim AB

Fill out this form for contacting a BitSim AB representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



E-mail This Article Printer-Friendly Page



list: -1220665664.74 seconds
detail: 0.000999927520752 seconds
prov: 0.00180888175964 seconds
end_new