Great River Technology Releases ARINC 818 Video IP Core for Xilinx and Altera FPGAs
"Since being released in January of 2007, the ARINC 818 video protocol is being implemented across a surprising number of military and commercial video applications, such as the Airbus A400M, the Boeing 787, and a number of regional jets," said Jon Alexander, CEO. "The GRT IP Core will help engineers to quickly incorporate an ARINC 818 interface into their products without a large investment in time or engineering."
The ARINC 818 core is compliant with the latest ARINC specification and provides flexibility for implementing and tuning a variety of video formats and timing classifications. The IP core is targeted at cameras, IR sensors, video processors, avionics, and cockpit displays such as MFDs, PFDs, and HUDs. The core uses Xilinx Rocket IO or Altera GX transceivers to achieve ARINC 818 interfaces up to 4.25 Gbps.
GRT licenses the ARINC 818 core using a SignOnceTM agreement. Additionally, VHDL source code and a complete Aerospace Certification Package may also be purchased to support DO-254 qualification. GRT also offers development boards, design support and engineering services for customization of the core.
For technical details, please visit www.greatrivertech.com/ipcore.html For pricing, contact distributors or Great River Technology directly via sales@greatrivertech.com.
|
Related News
- Intilop releases Network Security TOE Module for Altera and Xilinx FPGAs for their 10G & 40G Full TCP & UDP Offload Engines
- Intilop releases a Full TCP & UDP Host-Side Application interface for Altera and Xilinx FPGAs for Software's use that is implemented in Low latency hardware
- Intilop releases their 7 Gen. 1024 Full TCP & UDP Session Hardware Accelerator that requires no external memory on Altera & Xilinx FPGAs for all Hyper Performance Networking Systems
- Capturing Innovation: Logic Fruit Technologies Triumphs with ARINC 818 Video Processing and Switching Module Copyright
- Bluespec, Inc. Releases Ultra-Low Footprint RISC-V Processor Family for Xilinx FPGAs, Offers Free Quick-Start Evaluation.
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |