Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


SP Devices' time-interleaving technology in module from Texas Instruments


Related News

Related

SP Devices Hot IPs

Breaking News

Most Popular (Updated Daily)

TI introduces 14-bit, 800-MSPS digitizer solution leveraging industry's fastest data converters

DALLAS -- Sept. 4, 2008 -- Texas Instruments Incorporated (TI) (NYSE: TXN) today introduced an evaluation module (EVM) that combines TI's fastest 14-bit analog-to-digital converters (ADCs) in an interleaved fashion with a Xilinx® Virtex®-5 FPGA to create the best-performing high-speed digitizer solution in the market. The FPGA comes pre-installed with SP Devices' proprietary time-interleaving technology to eliminate interleaving spurs, which enhances performance and facilitates rapid system-level evaluation for wireless communications, military, test and measurement applications. The EVM joins TI's portfolio of support tools for customers using high-speed data converters in wide-bandwidth applications. (See www.ti.com/ads5474adx-evm-pr.)

The ADS5474ADX-EVM incorporates two of TI's ADS5474 ADCs, a Xilinx Virtex-5 FPGA and SP Devices' proprietary time-interleaving technology to deliver an 800-MSPS ADC solution. The SP Devices' software continuously monitors the system and removes ADC gain, clocking and temperature mismatches to reduce the interleaving spurs below the ADC harmonic spurs. By reducing the interleaving spurs, the software increases spurious free dynamic range (SFDR) from 45.78 dBc to 86.44 dBc for a 70-MHz input signal.

"Addressing the industry's ever-increasing demand for higher sampling speeds and extended bandwidth is important to us," said Jonas Nilsson, CEO of SP Devices. "Combining SP Devices' innovative interleaving technology with TI's market-leading data converters allows us to extend performance boundaries of high-speed ADCs, which will enable exciting new applications including multi-carrier systems, software-defined radio, advanced imaging and beyond."

In addition to improved performance for these complex systems, the EVM simplifies evaluation and helps designers bring end systems to market faster. For instance, the continuous monitoring of the ADC's mismatch eliminates the need for an off-line re-calibration routine to account for changes in temperature or other environmental factors, significantly reducing system evaluation and design time.

"With this latest EVM, customers can focus on prototyping advanced architectures to optimize system-level performance in these complex applications, rather than concentrating on developing an interleaving solution," said Mark Stropoli, worldwide marketing manager for TI's High Speed Products.

Availability and packaging

The ADS5474ADX-EVM is available today from TI at www.ti.com/ads5474. Pricing for the EVM is $1,999. The ADS5474ADX-EVM is the latest addition to TI's world-class high-speed and precision data converter tools designed to address a range of applications. For more information, visit the Analog eLabTM Design Center at www.ti.com/analogelab.

Further information about SP Devices' interleaving technology is available at www.spdevices.com.




   

Contact SP Devices

Fill out this form for contacting a SP Devices representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



E-mail This Article Printer-Friendly Page