sRAM generator HAUMEA at 90 nm on DOLPHIN Integration's website
It represents the cornerstone of Dolphin Integration’s embedded memory strategy at a time when Foundry Pushed Rule bit-cells and the trap of "free libraries" stifle design creativity.
Haumea BCD can generate RAMS from 16 kbits to 512 kbits.
Until now it was not feasible to reach the best of two advantages at once: either a wide reach of generator "cuts", or a finely tuned memory instance. A new breed of compilers was needed and DOLPHIN Integration did it:
Haumea is indeed built from a pre-optimized interpolation compiler enabling at once the best dynamic consumption reduction and the best area with increased speed whatever the capacity targeted!
Not only this, but Haumea is unique in that its Read-Margin is automatically optimized for each instance:
Haumea indeed accounts for each specific configuration in terms of capacity and multiplexing, so as to guarantee maximum design yield in fabrication. This comes in contrast with fixing a unique Read-Margin or, even worse, letting the user set it at his own risk.
The 65 nm Haumea is coming soon.
With Haumea, cost reduction and low-power are neatly compatible!
Click here for more information on Haumea 90 nm
About DolphinDolphin Integration is up to their charter as the most adaptive creator in Microelectronics to "enable mixed signal Systems-on-Chip", with a quality management stimulating reactivity for innovation.
Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
|
Dolphin Design Hot IP
Related News
- Dolphin Integration's memories silicon proven at TSMC 90 nm eFlash
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- Dolphin Integration announces the availability of the new generation of SpRAM generator at 90 nm and 55 nm eFlash
- Dolphin Integration unveils an sRAM architecture for Cost Sensitive Devices at 90 nm LP
- Disruption in library offering for the 90 nm LP process with Dolphin Integration's new generation of High Density Standard Cells
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |