400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Cadence Extends Its TLM-Driven Design and Verification Solution to Support Leading Embedded Software Environments
Provides Unique OVM-based Hardware/Software Co-Verification with TLM Sub-System and Unified Hardware/Software Co-Debug Graphical User Interface
SAN JOSE, Calif. -- 06 Oct 2009 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, today announced the integration of its transaction-level model (TLM)-driven design and verification solution with industry-standard embedded software environments. The Cadence® Incisive® Enterprise Simulator (IES) and Incisive Software Extensions (ISX) TLM verification solutions now support Open Verification Methodology (OVM)-based TLM hardware/software co-verification, unified TLM and C/C++ hardware/software co-debugging, plus embedded software symbolic debug support for C/C++ compilers from ARM, GNU, Green Hills Software and ARC (now part of Virage Logic). The extensions allow software developers to verify and debug their software earlier in the project and reduce time to market for the combined software and hardware product.
"Software certification and validation are becoming more important to embedded customers," said Mark Onions, director of marketing of the System Design Division at ARM. "By adding integrated support for the ARM RealView Compilation tools, the Cadence solution now allows customers to achieve better validation and time to market"
The Incisive TLM debugging capabilities provide an embedded software-oriented look-and-feel and automated probing of TLM transactions. ISX offers embedded software thread tracing that supports leading embedded software compilers, along with multiple abstraction levels from RTL to TLM. In addition, ISX automatically creates OVM test bench templates from embedded software sources to simplify hardware/software co-verification.
“As systems carry greater software functionality and are split across multiple processing platforms, the co-verification and co-debug of hardware and software is increasingly critical,” said Dr. Yankin Tanurhan, vice president and general manager at Virage Logic. “By bringing together hardware and software verification tools and methodologies, Cadence is providing our mutual customers with additional capabilities to further accelerate their SoC development efforts.”
“The embedded software development community is increasingly focused on improving quality,” said Christopher Smith, vice president of marketing at Green Hills Software, Inc. “The integration with Cadence Incisive Software Extensions provides our embedded software development customers a unique approach to software quality not available elsewhere.”
“Embedded software and verification have been highlighted by our customers and industry analysts as the key cost components of new IPs and future SoC designs,” said Ran Avinun, system design and verification marketing group director at Cadence Design Systems, Inc. “Recognizing these trends, we continue to execute on our system development strategy, adding automated co-debug and co-verification capabilities integrated with popular embedded software environments to our existing solutions.”
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- Cadence Introduces First TLM-Driven Design and Verification Solution to Increase Engineering Productivity over RTL-based Flows
- Cadence Extends the Open Verification Methodology Beyond SystemVerilog to Include SystemC and e Language Support
- Siemens extends support for Samsung Foundry's latest process technologies
- Cadence Extends Collaboration with TSMC and Microsoft to Advance Giga-Scale Physical Verification in the Cloud
- Aniah raises €6 million to speed up the deployment of its verification and design support software for semiconductors
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |