32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
Paradigm Works Releases RegWorks Spec2Reg as Free, Open Source Software
Andover, MA, November 17, 2009 — Paradigm Works, Inc., a world-class leader in ASIC and FPGA software and development services, today announced that it has released its RegWorks™ Spec2Reg tool as Free Open Source Software (FOSS) for the chip development community. Spec2Reg provides development teams a fully automated path for taking register definitions from design specification to verification implementation.
The current release of RegWorks Spec2Reg includes predefined templates that enable project teams to translate their Microsoft Word based register definitions to Synopsys' Register Abstraction Layer Format(RALF). The RALF file can then be used to auto-generate requisite SystemVerilog classes for the defined register set.
In addition to the RALF-enabled templates provided with Spec2Reg, Paradigm Works has made the tool fully flexible such that it can output any desired register file format. Development teams can leverage this flexibility by creating Microsoft Word based templates for their project's specific register file output format.
Feel free to contact us or download RegWorks Spec2Reg to understand why other industry-leading companies are using Spec2Reg on their chip development projects. The datasheet is available for circulation to your project team.
|
Related News
- Paradigm Works Releases Free Open Source Software for VMM-based Verification
- Paradigm Works Releases Free Open Source UVM 1.x VerificationWorks Scoreboard
- Paradigm Works Distributes ReleaseWorks As Free, Open Source Software
- Paradigm Works Releases Key Verification Productivity Software for the Open Verification Methodology (OVM)
- Paradigm Works Releases UVM 1.x VerificationWorks
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |