400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Recore Educational Webinar, March 14: Why use the Xentium DSP IP core ?
Enschede – March 4, 2013 – On March 14 at 16:30 (Amsterdam), Recore Systems presents the second session in the free biweekly Constellations Educational Webinar Series. Recore will highlight its Xentium DSP IP core and address the question if you can have a small silicon footprint, high computational power, and low energy consumption all at the same time. The webinar is intended for experts whose designs would benefit from the addition of one or more DSP accelerator cores.
Recore’s technical experts will be on hand to introduce the Xentium DSP core and address common questions, such as:
- Who is using Xentium?
- Do I need to learn how to use new programming tools?
- Can Xentium be targeted to any technology?
- How efficiently does Xentium use memory?
The Educational Webinar is scheduled on March 14,
16:30 CET (Amsterdam)
11:30 AM EDT (New York) - 8:30 AM PDT (San Francisco)
23:30 CST (Taipei).
You may register for the webinar at: http://constellationswebinar2.eventbrite.com/
About the Constellations Educational Webinar Series
The Constellations Educational Webinar Series is a joint effort among Constellations program members to offer high-quality, informative, interactive content to current and prospective customers. The Constellations Educational Webinar Series works as a companion to the Constellations Semiconductor IP Center, an ever-expanding online portfolio of semiconductor IP and IP-oriented EDA solutions. With the aim to engage and educate the semiconductor community on the quality solutions available to them, each Constellations member company will deliver fresh content on the second and fourth Thursday of each month in an online presentation and Q&A setting.
Participation in the webinars is free, but space is limited. For more information on the Constellations Educational Webinar Series and registration details see http://www.ip-extreme.com/constellations/webinars/index.shtml.
About Constellations
“Cooperate. Collaborate. Win.”
Constellations is a collective of independent IP companies working together at both the marketing and engineering levels to develop and promote advanced IP solutions. The program offers designers a broad IP portfolio in a central semiconductor IP catalog with complementary products, from which customers can develop complete SoC solutions. Registered guests can browse all available IP and services in the IP Center for free at https://constellations.xena-cloud.com.
Constellations member companies currently include: Atrenta Inc.; Certus Semiconductor; IPextreme, Inc.; Sonics, Inc.; and Recore Systems.
About Recore Systems
Recore Systems is a fabless semiconductor company that develops advanced DSP platform ICs and licenses reconfigurable semiconductor IP. The company specializes in reconfigurable multi-core designs that can instantly adapt to new situations and combine flexibility, high performance, low power, and low cost. Scalability of the technology allows its use in lean consumer as well as in demanding professional applications. Typical application areas are broadcasting, wireless communications, multimedia and digital beamforming.
Recore Systems is headquartered in Enschede, The Netherlands. To learn more, please visit www.recoresystems.com.
|
Related News
- Recore Systems' Xentium DSP central to many-core demo at DATE2011
- Cortus and Aspen Logic Offer Educational Webinar on Creating ASICs to Enable IoT & M2M Products to Stand Out
- Why Opt For Chip Stack, FD-SOI in Image Sensors?
- Why Did Google Shut Glass Beta Project?
- Why Must IBM Keep the Cost of Advanced Chip R&D?
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |