Open-Silicon To Present Technical Papers On SoC Architecture and Verification at IP-SOC 2013
MILPITAS, Calif. -- November 6th, 2013– Open-Silicon, Inc., a leading semiconductor design and manufacturing company, announced today that it would present two technical papers at IP-SOC 2013 in Grenoble, France.
Mrugesh Walimbe, MTS Function Manager, and Mahesh Penugonda, Senior Engineer VLSI for Open-Silicon, will present “Auto Clock Generation for an SoC”. This paper addresses the growing complexity of SoCs in terms of functionality and the challenges that SoC designers face with requirements to generate different clock frequencies and associated clock requirements. The paper details the novel idea of automatic clock generation and what it means for SoC design engineers.
Ganesh Venkatakrishnan, Lead Engineer for Open-Silicon, will present “Reusable Test-Case Methodology for SoC Verification”. This paper addresses a novel test-case methodology for SoC verification to achieve high levels of reusability. It details the challenges of a traditional SoC test-case methodology and proposes a solution. It also provides a sample implementation that can be modified or enhanced based on SoC needs.
What: Paper Presentation – “Auto Clock Generation for an SoC”
Who: Mrugesh Walimbe, MTS Function Manager, and Mahesh Penugonda, Senior Engineer VLSI, Open-Silicon
When: Session 5: From IP to System On Chip Architecture – Wednesday, Nov. 6, 4:45 – 6:00 p.m.
Where: Kilimandjaro Room
About Open-Silicon, Inc.
Open-Silicon, a leading supplier and developer of customer-specific products (CSPs), provides ASICs, platforms, concept-to-parts development, customized IP, low-effort derivative design, and state-of-the-art manufacturing solutions. With Open-Silicon, customer’s benefit from global engineering including an ARM® Technology Center of Excellence, advanced SerDes integration, 2.5D interposer-based package engineering, experienced architects, leading-edge physical design methodology, and embedded software development, all leveraging the industry’s best technology from both Open-Silicon and the open market. For more information, visit Open-Silicon’s website at www.open-silicon.com or call 408-240-5700.
|
Related News
- Open-Silicon to Present on Design-Lite at IP-SOC Days Event in Santa Clara
- Open-Silicon to Demonstrate and Present on Custom SoC Platform Solutions for AI Applications at the TSMC OIP Event in Santa Clara
- Open-Silicon Expands ASIC Architecture and RTL Design Team to Support Derivative SoC Solutions
- Veriest Solutions to Present Two Verification Papers at DVCon US Conference
- S2C and Mirabilis Design Teamup to Deliver a Heterogeneous Solution for SoC Architecture Exploration and Verification
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |