Camera SLVS-EC v.2.0 5.0Gbps / MIPI D-PHY v2-1 4.5Gbps combo Receiver 4-Lane
Nurlogic moves libraries to IBM 130-nm foundry process
Nurlogic moves libraries to IBM 130-nm foundry process
By Semiconductor Business News
July 30, 2002 (11:23 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020729S0021
SAN DIEGO, Calif. -- NurLogic Design Inc., a developer of library components, has agreed to support foundry customers using IBM's 130-nanometer process technology with standard cell and I/O library components. The company said it has physically and electrically optimized each library component to IBM's process, which is intended for use by system-on-chip (SoC) designers. "We've worked with NurLogic through several generations of our foundry technology because of their established customer base and wealth of IP," said Mike Concannon, vice president of foundry manufacturing services for IBM Microelectronics in a statement. Under the agreement, IBM customers have access to NurLogic's standard cell components and I/O library pad cells. In addition, NurLogic will supply customers directly with the libraries and provide technical support.
|
Related News
- SkyWater Announces Availability of Cadence Open-Source PDK and Reference Design for SkyWater's 130 nm Process
- Synopsys DesignWare USB 2.0 NanoPHY and PCI Express PHY IP Achieve Compliance in SMIC's 130-NM Process Technology
- Synopsys Releases Mixed-Signal PHY IP for SMIC 130-nm Process
- Tower aims to ship ICs made on 130-nm process in 2005
- Virtual Silicon Offers IP for IBM 130 nm Foundry Process
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |