Design Reuse Feedback | D&R Products | Site Map | Register | MyD&R
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


Acacia Semiconductor

Headline       Sign Up for SoC News Alert Publication
  • Acacia Semiconductor Announces a New Family of Best-in-Class High-Speed 10-bit ADC IPs Silicon Proven in a 130nm Process
    		• Aug. 28, 2007
  • Acacia Semiconductor Introduces a Silicon Proven 14-bit 10MS/s ADC IP Dissipating only 14mW
    		• Mar. 30, 2006
  • Acacia Semiconductor to Present at ISSCC 2006
    		• Jan. 31, 2006


    Previous Headlines:
    2008JanFebMarAprMayJunJulAugSepOctNov 
    2007JanFebMarAprMayJunJulAugSepOctNovDec
    2006JanFebMarAprMayJunJulAugSepOctNovDec
    2005JanFebMarAprMayJunJulAugSepOctNovDec
    2004JanFebMarAprMayJunJulAugSepOctNovDec
    2003JanFebMarAprMayJunJulAugSepOctNovDec
    2002JanFebMarAprMayJunJulAugSepOctNovDec
    2001JanFebMarAprMayJunJulAugSepOctNovDec
    2000JanFebMarAprMayJunJulAugSepOctNovDec
    1999JanFebMarAprMayJunJulAugSepOctNovDec