Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC Days 2019
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC Days 2019
Industry Articles
Interconnect (NoC) verification in SoC design
(Tuesday, March 3, 2015)
Bluetooth Developer? Why Reinvent the Wireless Radio... Use the CORDIO BT4 Radio IP
(Monday, March 2, 2015)
Dual edge sequential architecture capable of eliminating complete hold requirement from the test path
(Monday, March 2, 2015)
BER test method uses real data
(Monday, March 2, 2015)
Wireless communication standards for the Internet of Things
(Monday, March 2, 2015)
The future of custom ASICs
(Thursday, February 26, 2015)
Transitioning to Advanced Verification Techniques for FPGAs - Catch-22?
(Monday, February 23, 2015)
Internet of Things - Opportunities for device differentiation
(Monday, February 23, 2015)
Basics of the Cortex MCU Software Interface Standard: Part 1 - CMSIS Specification
(Tuesday, February 17, 2015)
System Management Controllers
(Tuesday, February 17, 2015)
Three types of headset detection to embed in audio converters
(Tuesday, February 17, 2015)
Buffer design for reducing Hold violations & IR drop
(Tuesday, February 17, 2015)
Methodology for protection and Licensing of HDL IP
(Thursday, February 12, 2015)
Sequential clock gating maximizes power savings at IP level
(Wednesday, February 11, 2015)
Incorporating USB battery charging protocols into an Android-based design
(Monday, February 9, 2015)
Non-Power-of-Two FFT Circuit Designs Do Not Have to be Difficult
(Monday, February 9, 2015)
Distribution: An approach for Virtual Platform scalability
(Monday, February 2, 2015)
Efficient Buffer design for Hold fixing
(Monday, February 2, 2015)
Whither Ethernet
(Thursday, January 29, 2015)
Modern Design Tools Facilitate Tuning DDR4 Signal Paths
(Tuesday, January 27, 2015)
Setup/hold interdependence in the pulsed latch (Spinner cell)
(Monday, January 26, 2015)
USB 3.1 Links Pose Challenges
(Thursday, January 22, 2015)
Can You See Using Convolutional Neural Networks?
(Tuesday, January 20, 2015)
An MLC ROM With Inserted Redundancy and Novel Sensing Scheme
(Monday, January 19, 2015)
Pitfalls for Logical Equivalence Check
(Monday, January 19, 2015)
Securing the IoT: Part 2 - Secure boot as root of trust
(Friday, January 16, 2015)
Automatic ASIC-to-FPGA Conversion
(Friday, January 16, 2015)
Optimizing data memory utilization
(Monday, January 12, 2015)
Choosing the Best High-Speed ADC for Your SoC
(Monday, January 12, 2015)
Securing the IoT: Part 1 - Public key cryptography
(Monday, January 12, 2015)
Implement a VXLAN-based network into an SoC
(Friday, January 9, 2015)
Bridging the gap between speed and power in Asynchronous SRAMs
(Tuesday, January 6, 2015)
A High Density, High Performance, Low Power Level Shifter
(Monday, January 5, 2015)
Dealing with memory access ordering in complex embedded designs
(Monday, January 5, 2015)
Road to Auto Market Paved With Fault-Tolerant SoCs
(Monday, December 29, 2014)
ESIstream vs. JESD204B for Ultra-High-Speed Chip-Chip Communications
(Monday, December 29, 2014)
SoC clock monitoring issues: Scenarios and root cause analysis
(Monday, December 29, 2014)
Sub-Threshold Design - A Revolutionary Approach to Eliminating Power
(Monday, December 29, 2014)
Moore's Law is Dead: Long Live SoC Designers
(Thursday, December 18, 2014)
Rigorous Framework for Hardware-Software Co-design of Embedded Systems
(Tuesday, December 16, 2014)
USB 3.1: Evolution and Revolution
(Monday, December 15, 2014)
Techniques for CDC Verification of an SoC
(Monday, December 15, 2014)
Driving the Future of Automotive Infotainment with Noise Resilient Audio Converters
(Monday, December 15, 2014)
FPGA-based FSK/PSK modulation
(Monday, December 15, 2014)
Embedded software development tools - a third way
(Monday, December 15, 2014)
USB 3.0 vs USB 2.0: A quick reference summary for the busy engineer
(Monday, December 15, 2014)
Why and how to measure your RTOS performance
(Thursday, December 11, 2014)
A framework for the straightforward integration of a cryptography coprocessor in SoC-based applications
(Thursday, December 4, 2014)
Fast, Thorough Verification of Multiprocessor SoC Cache Coherency
(Thursday, December 4, 2014)
Data storage in non-volatile memory
(Wednesday, December 3, 2014)
|
Previous
|
24
|
25
|
26
|
...
|
Next
|
Previous
