Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC Days 2019
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC Days 2019
Blogs
When the Partner Doesn’t Fit: What Really Goes Wrong in VLSI Design Engagements
(Thursday, November 5, 2026)
How to Use AI Agents to Streamline Code Reviews
(Thursday, November 5, 2026)
Inside the Silicon: Analog Bits N2P2 Test Chip
(Monday, November 2, 2026)
Why Is Manufacturing Data Not Ready to Deliver Manufacturing AI Insights?
(Monday, November 2, 2026)
Multiply Less: Rethinking the Dot Product for Low-Bit Edge AI
(Monday, November 2, 2026)
Q&A: Bringing Co-Packaged Optics to AI Infrastructure
(Monday, November 2, 2026)
Secure Boot for embedded Linux on Efinix Ti375C529: Getting started with KiviBoot-Linux
(Monday, November 2, 2026)
Democratizing Chip Design: Empowering the Next Generation of Engineers with RISC-V Expertise
(Friday, October 30, 2026)
Strategies for FPGA to ASIC Migration for Product Teams
(Thursday, October 29, 2026)
Are We Ready to Tape Out?” Notes From the Meeting Every ASIC Team Has
(Thursday, October 29, 2026)
From Hardware to Application: Understanding the Role of HAL in Embedded Platforms
(Thursday, October 29, 2026)
Where a Neuromorphic Pool Pays Off
(Thursday, October 29, 2026)
Mastering Semiconductor Chip Design: Tools, Techniques, and Best Practices
(Monday, October 26, 2026)
The Memory Wall and the Edge
(Monday, October 26, 2026)
How to evaluate a post-quantum cryptography provider: 10 questions to ask
(Monday, October 26, 2026)
The BSI’s new post-quantum roadmap – a race against quantum and AI
(Monday, October 26, 2026)
What Are the Biggest Challenges in Scaling Android Automotive OS?
(Monday, October 26, 2026)
PoV on Understanding the Shift Towards Chiplet Architecture in SoC Design
(Thursday, October 22, 2026)
Cadence and Toyota Advance Automotive Simulation on NVIDIA AI Infrastructure
(Thursday, October 22, 2026)
Addressing chip design challenges with ADCs
(Thursday, October 22, 2026)
When AI Moves the World: Building a Chiplet Standard for Physical AI
(Monday, October 19, 2026)
Engineering FPGA Products: Moving Beyond RTL
(Monday, October 19, 2026)
Mastering Semiconductor Chip Design: Tools, Techniques, and Best Practices
(Monday, October 19, 2026)
Trusted AI Agents Must Be Anchored in Silicon
(Monday, October 19, 2026)
Two AI Brains Are Better Than One
(Monday, October 19, 2026)
Can Smart Factory Solutions Solve the Visibility Challenges Created by Legacy Systems?
(Thursday, October 15, 2026)
Why perfect crypto inventory stalls quantum readiness
(Thursday, October 15, 2026)
Scaling Sandboxed Agentic AI on Xeon CPUs
(Monday, October 12, 2026)
BEVFormer-Tiny on Chimera: Bird's-Eye-View Perception in One GPNPU Kernel
(Monday, October 12, 2026)
Heterogeneous Computing in Space
(Monday, October 12, 2026)
SerDes, Ethernet and the silicon that connects them: Why SerDes for high-bandwidth sensors?
(Monday, October 12, 2026)
Tape-Out Readiness Checklist: Engineering Decisions That Prevent Costly Respins
(Monday, October 12, 2026)
Is Your Android Product Development Built to Scale Beyond One Product?
(Thursday, October 8, 2026)
AMBA C2C: Moving forward with a converged AMBA foundation for C2C connectivity
(Thursday, October 8, 2026)
Can Remote Equipment Monitoring Move Beyond Alerts to Autonomous Action?
(Thursday, October 8, 2026)
UALink over UCIe 3.0: Maximizing Performance for Chiplet-based Designs
(Monday, October 5, 2026)
From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
(Monday, October 5, 2026)
How AI can help defend against future quantum attacks
(Monday, October 5, 2026)
Can Remote Equipment Monitoring Move Beyond Alerts to Autonomous Action?
(Thursday, October 1, 2026)
Trust Continuity: Securing SoCs and Chiplets from Design to Deployment and Beyond
(Thursday, October 1, 2026)
Why Hardware Root of Trust Matters
(Thursday, October 1, 2026)
JPEG XS in MXF: How China's New UHD Broadcasting Standard Puts Visually Lossless Compression at the Core of 8K Delivery
(Thursday, October 1, 2026)
KiviPQC-DSA Tiny vs Fast: Area or performance for hardware ML-DSA
(Monday, September 28, 2026)
One Processor, One Toolchain
(Monday, September 28, 2026)
UFS 5.0: Redefining Storage Performance for the AI Era
(Monday, September 28, 2026)
Chiplets Are Sparking an IC Design Revolution
(Monday, September 28, 2026)
Accelerating Physical AI Through Cadence Silicon Solutions and Arm Total Design
(Monday, September 28, 2026)
Inside TSMC’s Evolving Design Ecosystem: Shaping the Future of AI, with AI
(Monday, September 28, 2026)
Clone It, Build It, Run It
(Monday, September 28, 2026)
Arm joins EuroCDP to accelerate Europe’s next generation of innovators
(Thursday, September 24, 2026)
1
|
2
|
3
|
...
|
Next
|