Design & Reuse
Partner Highlight

New Products

Menta
Soft IP - The Only eFPGA Soft IP
SKAIChips
PVT Sensor(SF 4nm, LN04LPP)
Wolley Inc.
PCIe Controller IP
Chips&Media, Inc.
Specialized video processing NPU for SR, NR, Demosaic New!
IQonIC Works
MCU Platform for Industrial Applications

Blogs

BLACKBOX AI: Dissecting the AI Network Traffic
Keysight Technologies
Sulagna Adhikary, R&D
Keysight Technologies
Powering the Future of RF: Falcomm and GlobalFoundries at IMS 2025
GlobalFoundries
Synopsys Expands Collaboration with Arm to Accelerate the Automotive Industry's Transformation to Software-Defined Vehicles
Synopsys, Inc.
Synopsys, Inc.
Arm Zena CSS - Accelerating Chiplet-Based SoC Design for AI-Defined Vehicles
Cadence Design Systems, Inc.
Cadence Design Systems, Inc.
Introducing Agile Analog's New CEO
Agile Analog
Krishna Anne, CEO
Agile Analog
Faster, More Collaborative SoC and Chiplet Architecture Exploration: Introducing Synopsys Platform Architect Development Kit (PADK)
Synopsys, Inc.
Kamal Desai
Synopsys, Inc.
Inside A Car's Digital Brain: MCUs, the Engine Powering SDV Innovation
Wael Fakhreldin, End-Market Director of Automotive Processing
GlobalFoundries
What is the Right Metric to Understand 5G Processing Throughput? Well, it's not Peak Speed....
AccelerComm Limited
Barry Graham, Chief Marketing Officer
AccelerComm Limited
Enhancing Edge AI with the Newest Class of Processor: Tensilica NeuroEdge 130 AICP
Cadence Design Systems, Inc.
SriramK
Cadence Design Systems, Inc.
Synopsys Interconnect IPs Enabling Scalable Compute Clusters
Synopsys, Inc.
Neeraj Paliwal
Synopsys, Inc.
Rapid eFPGA Configurator
Rapid Silicon
Bhavin Shah, SVP of Engineering & Product
Rapid Silicon
Bringing Silicon Agility to Life with eFPGA and Intel's 18A Technology
QuickLogic Corp.
Brian Faith
QuickLogic Corp.

Articles

RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
By Mr. Shailesh Vasekar (Senior Consultant at VeriFast Technologies)
Transition Fixes in 3nm Multi-Voltage SoC Design
eInfochips, Inc.
Rahul Parmar and Mayursinh Vansadiya
eInfochips, Inc.
Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions
Innosilicon Technology Ltd
Innosilicon Technology Ltd
Nine Compelling Reasons Why Menta eFPGA Is Essential for Achieving True Crypto Agility in Your ASIC or SoC
Menta
Menta
Menta
How to design secure SoCs, Part III: Secure Boot
KiviCore
Kivicore
KiviCore
Automating NoC Design to Tackle Rising SoC Complexity
Arteris IP
Andy Nightingale
Arteris IP
One Platform, Five Libraries: Certus Semiconductor's I/O IP Portfolio for Every Application on TSMC 22nm ULL/ULP Technologies
Certus Semiconductor
Certus Semiconductor
Fault Management and Design-for-Test Strategies in Network Chip Architectures
Choosing the Right RFIC Design Partner
asicNorth
AsicNorth
asicNorth
Boosting RISC-V SoC performance for AI and ML applications
Arteris IP
Andy Nightingale
Arteris IP
MIPI in FPGAs for mobile-influenced devices
Enabling the next generation of smart glasses
GlobalFoundries
Asic Technology
Select your target foundry and technology
Today on Design And Reuse

bullet_arrow  InCore Unveils SoC Generator Platform: From Idea to FPGA Validation in Minutes; Demonstrates Silicon Proof of Auto-Generated SoC - June 16, 2025

bullet_arrow  Samsung, TSMC set stage for fierce race in 2nm chip tech - June 15, 2025

bullet_arrow  Chinese regulator holds off on clearing $35B Synopsys-Ansys merger - report - June 13, 2025

bullet_arrow  Nordic Semiconductor to showcase cutting-edge cellular IoT solutions at MWC Shanghai 2025 - June 13, 2025

bullet_arrow  Risks of Lack of Strategy for AI in Supply Chains - June 13, 2025

bullet_arrow  Ai drives power management into top ten fabless chip list - June 13, 2025

Partner Highlight
Latest News Alerts