Design & Reuse
Catalog of SIP Cores
System on Chip design resources
Partner Highlight

New Products

Synopsys, Inc.
Synopsys MIPI M-PHY G5 for TSMC N5
TrueSilicon
Multi-Protocol NoC IP
Digital Blocks, Inc.
eSPI Controller/Target RTL SystemVerilog IP
TAKUMI Corporation
TW290 - Image warping IP (distortion correction IP)
Zipcores Electronic Systems Engineering S.L.
FMC-HPC Mezzanine card

Blogs

Leveraging Open-Source Edge AI Models with MosChip GenAIoT
MosChip Technologies, USA
Darshil Shah
MosChip Technologies, USA
RTLS Accuracy Starts in Antenna Design: Q&A with Antti Karilainen
CoreHW
Antti Karilainen
CoreHW
Showcase at AutoSens US: Integration of TicoRAW into dSPACE high performance data logging solution enables seamless workflow
intoPIX
intoPIX
Embedded Systems Design: Hardware-Firmware Integration Under Real-Time Constraints
MosChip Technologies, USA
Amarnath Dasari
MosChip Technologies, USA
What Makes Ethernet IP Truly Automotive-Grade
Comcores
Comcores
Agentic AI-powered Arm Metis advances security vulnerability discovery in software
Mark Hambleton
Arm Inc.
UWB and 6G: Why Precision Sensing Will Define the Next Wireless Revolution
Ceva, Inc.
Navot Goren
Ceva, Inc.
AES in embedded systems: Understanding the most important AES modes
KiviCore
KiviCore
Designing the Future We Can Verify: A Vision for Multi-Die Design, STCO, and Trustworthy AI
Synopsys, Inc.
Sutirtha Kabir
Synopsys, Inc.
Ten Years in CiA, Over Two Decades of CAN IP Reliability
CAST
CAST
Accelerating SoC Development with Agnisys Silicon IP Portfolio Automation
Agnisys, Inc.
Nikita Gulliya
Agnisys, Inc.
Edge AI-Driven Matter Controller for Next-Generation Smart Homes
MosChip Technologies, USA
Sanmesh Bhosale
MosChip Technologies, USA

Articles

AI-Accelerated Software Security Vulnerability Discovery: Is Hardware Next?
Arteris
Andreas Kuehlmann, General Manager – Security Solutions
Arteris
7 Ways to Efficiently Scale IP Lifecycle Management
IC Manage
IC Manage
Case Study: Completing CDC sign-off by linking static & dynamic verification – with Real Intent Meridian CDC
Real Intent
Real Intent
Beyond the Firewall: Hardware-Enforced Network Isolation for Critical OT Infrastructure
CetraC
CetraC
Detect, Diagnose, and Debug using Sensors and Functional Monitoring
Siemens EDA
Movellus & Siemens EDA
Siemens EDA
SOS Core: Reliable, High Performance Design Data Management for Semiconductor Engineering Teams
Keysight Technologies
Keysight Technologies
Case Study: Multipolicy SoC Linting Methodology with Real Intent Ascent Lint
Real Intent
Real Intent
Accelerate Your Innovation: Why FPGA System on Modules (SoMs) Are the Strategic Choice
ElectraIC
ElectraIC
Considerations When Architecting Your Next SoC: NoCs with Arteris
Aion Silicon
Piyush Singh, Aion Silicon & Andy Nightingale, Arteris
Aion Silicon
Beyond the Core: Tackling system-wide debugging for complex SoCs with Tessent UltraSight
Francisca Tan, Senior Product Manager, Tessent Embedded Analytics
Siemens Digital Industries Software
Securing UALink: Introducing Synopsys UALinkSec_200 Security Module
Synopsys, Inc.
Dana Neustadter, Vincent van der Leest
Synopsys, Inc.
Creating a Frequency Plan for a System using a PLL
Perceptia Devices
Julian Jenkins
Perceptia Devices
Asic Technology
Select your target foundry and technology
FPGA and eFPGA Corner
Select your target vendor and device
Today on Design And Reuse

bullet_arrow  MicroIP and BrainChip Announce Strategic Ecosystem Partnership to Deliver Advanced Edge AI Hardware and Software - June 3, 2026

bullet_arrow  Arasan Chip Systems Announces Industry's First Sureboot™ Total 16-bit xSPI + PSRAM IP Solution - June 1, 2026

bullet_arrow  Industry Urges to Expand Push in Automotive Semiconductor Market - June 1, 2026

bullet_arrow  Faraday Ranked in Top 5% in Corporate Governance Evaluation for Second Consecutive Year - June 1, 2026

bullet_arrow  FortifyIQ Appoints Avishay Shraga as Chief Product Officer - June 1, 2026

bullet_arrow  Synopsys Posts Financial Results for Second Quarter Fiscal Year 2026 - June 1, 2026

Partner Highlight
Latest News Alerts