Design And Reuse, The System-On-Chip Design Resource

Search IP

16,000 IP Cores
from 450 Vendors

400 Verification IP
from 40 Vendors

MIPI RFFE Vers 2.1 Slave (Jan. 09, 2019)
Interface IPs (Dec. 27, 2018)
12-bit 1-channel ADC (Dec. 12, 2018)
IO and library (Dec. 04, 2018)
Viterbi Decoder (Nov. 08, 2018)
System Memory Management Unit (SMMU) - 32 bits (Oct. 25, 2018)

More Requests | Post your Request

Featured

Latest News

Rambus Acquires Memory Technology Assets of Diablo Technologies

More News

Today on Design-Reuse.com

			
			FPGA
			
			Xilinx Technology to Power Baidu Brain Edge AI Applications
			
Xilinx (NASDAQ: XLNX), the leader in adaptive and intelligent computing, today announced that the newly unveiled EdgeBoard, Baidu's edge acceleration ...
			Read
			
			Deals
			
			Arteris IP FlexNoC Interconnect Licensed by Baidu for Kunlun AI Cloud Chips for Data Center ...
			
Arteris IP, the leading supplier of innovative, silicon-proven network-on-chip (NoC) interconnect intellectual property, today announced that Baidu has ...
			Read
			
			IP / SoC
			
			Arasan Announces availability of its Total UFS 3.0 IP Solution for Xilinx FPGA's
			
			Read

Partner Highlight

VISENGI Featured IPs

Silicon Creations Featured IPs

Silex Insight Featured IPs

Mobiveil Featured IPs

See all D&R Partners

			
			Analysis
			
			Apple Testifies in Q'comm Patent Case
			
Qualcomm and Apple faced off in San Jose District Court Friday in the ongoing dispute over patents. An Apple executive suggested Qualcomm’s royalties ...
			Read
			
			IP / SoC
			
			New Generation OTP/MTP/NVM from UK Artificial General Intelligence Cosmos IP total solution ...
			
While most of current OTP/MTP solutions are struggled during high temperature and low temperature operations, AGICIP (Artificial General Intelligence ...
			Read
			
			Analysis
			
			IFI CLAIMS Announces 2018's Top U.S. Patent Recipients
			
 IFI CLAIMS Patent Services, provider of a leading global patent data platform, today released its annual analysis of U.S. patent activity for 2018
			Read

Industry Expert Blogs

Tensilica at CES

Designing a custom SoC: 9 next steps after downloading your Arm IP

Breakfast Bytes
Paul McLellan

arm Blogs
Chris Shore, Arm

Disturbances in the AI Force

RISC-V Cores: SweRV and ET-Maxion

SemiWiki
Bernard Murphy

Breakfast Bytes
Paul McLellan

More Blogs

New Products

	CEVA-BX Family: Hybrid Architecture Multipurpose DSP and Controller
• Modern processor architecture • Broad range of workloads • High level of programing Learn more...

Video Codec IP of the week

	intoPIX TICO-XS lightweight compression
• Standardized as JPEG XS • Extremely low complexity/low power • For HD to 8K/10K resolution • Pixel line latency/Lossless quality Learn more...