Design & Reuse
Catalog of SIP Cores
System on Chip design resources
Partner Highlight

New Products

Shikino High-Tech Co., Ltd.
JPEG XL series
AiM Future, Inc.
GAIA Edge AI/ML Accelerator IP Series
Robert Bosch GmbH
DFA - Data Flow Architecture IP
Xiphera Ltd
nQrux® Root of Trust with Post-Quantum Cryptography
TES Electronic Solutions
Low Power 32kHz Pierce Oscillator

Blogs

Is Your Android Product Development Built to Scale Beyond One Product?
Shivi Makrariya
Moscad Design & Automation
AMBA C2C: Moving forward with a converged AMBA foundation for C2C connectivity
Arm Ltd.
Francisco Socal
Arm Ltd.
Can Remote Equipment Monitoring Move Beyond Alerts to Autonomous Action?
MosChip Technologies, USA
Darshil Shah
MosChip Technologies, USA
UALink over UCIe 3.0: Maximizing Performance for Chiplet-based Designs
Siemens EDA
Mundru Sriram Bhaskar Teja
Siemens EDA
From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
Arteris
Alexandre Manuel and Julia Baucher
Arteris
How AI can help defend against future quantum attacks
PQShield
PQShield
Can Remote Equipment Monitoring Move Beyond Alerts to Autonomous Action?
MosChip Technologies, USA
Darshil Shah
MosChip Technologies, USA
Trust Continuity: Securing SoCs and Chiplets from Design to Deployment and Beyond
Secure-IC
Secure-IC
Why Hardware Root of Trust Matters
Xiphera Ltd
Reija Stenroos
Xiphera Ltd
JPEG XS in MXF: How China's New UHD Broadcasting Standard Puts Visually Lossless Compression at the Core of 8K Delivery
intoPIX
intoPIX
KiviPQC-DSA Tiny vs Fast: Area or performance for hardware ML-DSA
KiviCore
KiviCore
One Processor, One Toolchain
Quadric
Lee Vick
Quadric

Articles

Directory-Based Coherency at Scale: From 8 Cores to 256 Agents
Signature IP Corporation
Signature IP Corporation
Clock Domain Crossing Sign-Off with Microarchitecture Analysis: 20X Better Precision
Real Intent
Vikas Sachdeva, Sr. Director
Real Intent
Coherent vs Non-Coherent Fabrics: Choosing the Right NoC for Your SoC
Signature IP Corporation
Signature IP Corporation
Multiple neuromorphic chips, one grid, no new middleware
BrainChip
Nikunj Kotecha
BrainChip
Harnessing the power of AMBA CHI: The Protocol Powering Modern CPU Clusters
Signature IP Corporation
Signature IP Corporation
Why Open-Source Software Is Essential in the Software-Defined Vehicle Era
Renesas
Hisao Munakata
Renesas
Detect, Diagnose, and Debug using Sensors and Functional Monitoring
Siemens EDA
Siemens EDA and Movellus
Siemens EDA
Practical AI Silicon on Mainstream Node using LPDDR
OPENEDGES Technology, Inc.
OPENEDGES Technology, Inc.
From Specification to Silicon: Using PUFrt to Address Caliptra Root of Trust Integration Challenges
eMemory Technology Inc.
eMemory Technology Inc.
Cache Coherency 101: Why It Matters in Multi-Core SoCs
Signature IP Corporation
Signature IP Corporation
Why SoC Interconnects Have Outgrown the Bus
Signature IP Corporation
SignatureIP Engineering Team
Signature IP Corporation
High-Speed SerDes Design: Architecture, Equalization, and CDR Circuits
MosChip Technologies, USA
Vivek Babu Avuri
MosChip Technologies, USA
Asic Technology
Select your target foundry and technology
FPGA and eFPGA Corner
Select your target vendor and device
Today on Design And Reuse

bullet_arrow  RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B - October 8, 2026

bullet_arrow  Xanadu and GlobalFoundries Announce Strategic Partnership to Accelerate Utility-Scale Quantum Manufacturing - October 8, 2026

bullet_arrow  SkyeChip joins Rapidus ecosystem for Japan's 2nm chip platform - October 8, 2026

bullet_arrow  Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling - October 8, 2026

bullet_arrow  From Silicon to Steel: Taiwan Takes Its Physical AI Push to Silicon Valley - October 8, 2026

bullet_arrow  Xiphera launches nQrux® Root of Trust with Post-Quantum Cryptography - October 8, 2026

Partner Highlight
Latest News Alerts