Design And Reuse, The System-On-Chip Design Resource

Search IP

16,000 IP Cores
from 450 Vendors

400 Verification IP
from 40 Vendors

Interbus Protocol Implementation (Jun. 22, 2022)
PUF (Jun. 22, 2022)
ARINC 664 (Jun. 20, 2022)
PSRAM controller (Jun. 20, 2022)
PUF (Jun. 20, 2022)
12 bit 2 channel ADC that can operate at 150 degrees C (Jun. 03, 2022)

More Requests | Post your Request

Featured

Latest News

Flex Logix and CEVA Announce First Working Silicon of a DSP with Embedded FPGA to Allow a Flexible/Changeable ISA

sureCore's ultra-low memory technologies enable designers to create the reality of the metaverse
IAR Systems enable Visual Studio Code extensions to meet developer demands
TSMC Japan 3DIC R&D Center Completes Clean Room Construction in AIST Tsukuba Center
Ansys Multiphysics Solutions Achieve Certification for TSMC's N3E and N4P Process Technologies
Ansys and TSMC Collaborate to Deliver Multiphysics Design Methodology for Wireless Chips
GbE (10/100/1000 Base-T) PHY IP licensed by 3 different customers in Q2 alone for Worldwide Use

More News

Today on Design-Reuse.com

			
			IP / SoC
			
			sureCore's ultra-low memory technologies enable designers to create the reality of the metaverse ...
			
Mark Zuckerburg believes so strongly that the future is the metaverse that he changed the name of Facebook to Meta. Suddenly, an old sci-fi word has become ...
			Read
			
			IP / SoC
			
			CFX announces commercial availability of anti-fuse OTP technology on 90nm CIS process
			
CFX, the one stop shop of embedded flash memory IP and stand alone flash memory IC provider announced today commercial availability of anti-fuse OTP technology ...
			Read
			
			Business
			
			Xiphera receives Business Finland's Young Innovative Company funding
			
Xiphera has been accepted for the Young Innovative Companies funding from Business Finland. The received funding for the first period is € 250,000.
			Read

Partner Highlight

VISENGI Featured IPs

Silicon Creations Featured IPs

Silex Insight Featured IPs

Mobiveil Featured IPs

View all D&R Partners

			
			IP / SoC
			
			Brite Launches High-Precision 16 bit SAR ADC
			
Brite Semiconductor today announced the launch of high-precision 16-bit SAR ADC. The first test chip of this IP based on SMIC's 55nm process successfully ...
			Read
			
			Business
			
			Tortuga Logic Rebrands as Cycuity as It Addresses Evolving Needs in Product Security
			
Tortuga Logic has officially changed its name to Cycuity, introducing a brand identity that marks a new phase in the company’s growth. Cycuity will ...
			Read
			
			IP / SoC
			
			CEVA Extends its RivieraWaves UWB IP to Support CCC's Digital Key 3.0 Standard for Keyless ...
			
CEVA-RivieraWaves™ UWB platform IP for IEEE 802.15.4z enhanced with an optimized software MAC layer for the Car Connectivity Consortium® Digital Key ...
			Read

Industry Expert Blogs

The design of the NoC is key to the success of large, high-performance compute SoCs

TSMC FINFLEX - Ultimate Performance, Power Efficiency, Density and Flexibility

Sondrel Blog
Sondrel

TSMC Blog
Godfrey Cheng, Head of Global Marketing, TSMC

Introducing Open Access: SoC design for everyone

How the chip shortage deepens the engineering skills crisis

With Imagination Blog
Jim Wallace, Imagination

Embedded.com Blog
Richard McCullagh, CIS Electronics Engineering

More Blogs

New Products

IP SoC China 22

September 7^th, 2022

Submission Open >>

IP SoC Silicon Valley 22

April 26^th-27^th, 2022

Watch Now >>

IP SoC Conference 21

December 1^st-2^nd, 2021

Still Open >>


Maestro Intelligent Clock Network IP
Meet aggressive PPA design goals Large synchronous domains up to full-chip Single cycle low-latency data transfer Dynamic clock compensation for OCV
Let’s talk! >>>

Design Partner of the Week

IP Core Worx’ robust and dependable IP suite
Wireless Communication and FEC DVB and Digital signal processing Custom designed cores
Learn more ...

The Foundation for Silicon Lifecycle Management

A DFT and silicon monitoring network through an integrated functional interface:
Leverage SLM HSAT & Synopsys TestMAX Synopsys TestMAX ALE to access silicon throughout its lifecycle and reduce test time/cost PCIe, USB, SPI, 1149.10, etc. interfaces supported
Learn more >>>

Industry Articles

Implementing C model integration using DPI in SystemVerilog
Stop-For-Top IP model to replace One-Stop-Shop by 2025... and support the creation of successful Chiplet business
Eric Esteve
IPnest
Lossless Compression Efficiency of JPEG-LS, PNG, QOI and JPEG2000: A Comparative Study
Dimitrios Bozikas
CAST
Four ways to build a CAD flow: In-house design to custom-EDA tool
Daniel Hoggar
Verific Design Automation
Understanding Interface Analog-to-Digital Converters (ADCs) with DataStorm DAQ FPGA
Mangesh Lad
eInfochips
How to achieve better IoT security in Wi-Fi modules
Chris Jones
Crypto Quantique
Why advanced DSPs running RTOSs are an ideal match for the IoT
Ori Leibovich
CEVA
The pitfalls of mixing formal and simulation: Where trouble starts
Mark Eslinger
Siemens EDA

Videos

ONFI Interface IP - M31 on ONFI 5.0 IO
Luke Chao, M31 TEchnology

Search IP

Latest News

Flex Logix and CEVA Announce First Working Silicon of a DSP with Embedded FPGA to Allow a Flexible/Changeable ISA

Today on Design-Reuse.com

sureCore's ultra-low memory technologies enable designers to create the reality of the metaverse ...

CFX announces commercial availability of anti-fuse OTP technology on 90nm CIS process

Xiphera receives Business Finland's Young Innovative Company funding

Partner Highlight

Brite Launches High-Precision 16 bit SAR ADC

Tortuga Logic Rebrands as Cycuity as It Addresses Evolving Needs in Product Security

CEVA Extends its RivieraWaves UWB IP to Support CCC's Digital Key 3.0 Standard for Keyless ...

Industry Expert Blogs

New Products

Featured Products

Industry Articles

Videos

Partner with us

List your Products

Design-Reuse.com