Latest News

Today on Design-Reuse.com

Truechip, the Verification IP Specialist, today announced that it has shipped early adoption version of PCIe Gen 6 Verification IP with spec version 0.7, ... Read

Intrinsic and sureCore are collaborating to deliver commercial memory solutions using sureCore’s patented memory architectures and Intrinsic’s novel ... Read

Silex Insight, a leading provider of video codec and AV over IP solutions has today announced the next generation of AV over IP 4K60 4:4:4 board, delivering ... Read

Xilinx, Inc. (NASDAQ: XLNX), the leader in adaptive computing, today announced that it has acquired Silexica, a privately-held provider of C/C++ programming ... Read

Hardent, Inc., a leading provider of video compression IP cores, today announced that Kinetic Technologies has licensed Hardent’s VESA® Display Stream ... Read

SIA today announced worldwide sales of semiconductors were $41.8 billion in April 2021, an increase of 1.9% from the March 2021 total of $41.0 billion ... Read

Industry Expert Blogs

ai-when-is-it-really-intelligentThalia Blog
Thalia
imagination-and-humanising-autonomy-part-2-the-humans-behind-the-autonomyWith Imagination Blog
Nathaniel Ayling, Imagination
cast-customer-care-goes-beyond-just-supportCAST Blog
Meredith Lucky, CAST VP of Sales
sas-to-pcie-transition-unlocking-the-power-of-nvme-technologyNVM Express Blog
By Rohit Gupta | Scott Glenn | Jimmy Gomez | Praveen Midha, Western Digital

New Products


June 23 - 24, 2021
Explore Interface and Security IP solutions for data center, 5G/edge, IoT devices, and AI/ML applications.
Registrations are open. Secure your seat today!

• Low latency and compact implementation
• IEEE 802.3br and IEEE 802.1Qbu support
• Cut-through operation mode
• For ASIC and FPGAs

Design Partner of the Week

  • Full functional HBM3 7.2Gbps Controller and PHY
  • GLink-2.5D interface connecting multiple dies over CoWoS
  • CoWoS interposer and package meet tight 112G-LR SerDes requirements
  • GUC’s interposer design to support any angle zig-zag routing, and split HBM3 PHY into two SoCs usage

Learn how HLS can shift-left IP development with C-based design, system-level performance analysis, and comprehensive verification with RTL coverage closure.
When:
• June 22 & 24 at 9AM - 12:30PM Pacific Time
• June 29 & July 1 at 3PM - 6:30PM Central Europe Time

Partner with us




List your Products

Suppliers, list your IPs for free.