Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Industry Articles
Rethinking System-on-chip design at 65 nanometers and below
(Thursday, May 18, 2006)
Low Power Design Methodology for Core based ASSP
(Thursday, May 18, 2006)
Connecting reality and simulation: Couple high speed FPGAs with your HDL simulation
(Thursday, May 18, 2006)
Sequential equivalence checking supports ESL flow
(Monday, May 15, 2006)
Hardware/Software Partitioning and Interface Synthesis in Networks On Chip
(Monday, May 15, 2006)
Reverse Disaggregation - How Silicon IP Will Change the Semiconductor Supply Chain
(Thursday, May 11, 2006)
Embedded NVM adds flexibility to power management designs
(Thursday, May 11, 2006)
How hybrid Structured ASICs provide low cost solutions for mid-range applications
(Thursday, May 11, 2006)
A NoC-based Communication Framework For Seamless IP Integration in Complex Systems
(Monday, May 8, 2006)
OCP 'tags' support high-performance SoCs
(Monday, May 8, 2006)
Low Power USB 2.0 PHY IP for High-Volume Consumer Applications
(Thursday, May 4, 2006)
A low-cost solution for FPGA-based PCI Express implementation
(Wednesday, May 3, 2006)
SystemVerilog reference verification methodology: RTL
(Monday, May 1, 2006)
Verification Methodology for Standards-based IP & SOC
(Monday, May 1, 2006)
FPGA Prototyping as a Verification Methodology
(Thursday, April 27, 2006)
How to lower the cost of PCI Express adoption by using FPGAs
(Thursday, April 27, 2006)
Using dynamic run-time scheduling to improve the price-performance-power efficiency of heterogeneous multicore SoCs
(Monday, April 24, 2006)
Combining FPGAs and DSPs to get the best performance
(Monday, April 24, 2006)
How to build reliable FPGA memory interface controllers without writing your own RTL code!
(Monday, April 24, 2006)
Start your crypto engine--cryptographic acceleration in SoCs
(Monday, April 24, 2006)
Challenges in PCI Express IP Implementation
(Thursday, April 20, 2006)
Get the right mix when integrating Power Management Solutions into SoCs
(Wednesday, April 19, 2006)
A hierarchy of needs for SoC IP reuse
(Tuesday, April 18, 2006)
Streaming multimedia codecs on embedded/programmable DSPs
(Monday, April 17, 2006)
Can the chip design - verification divide be plugged in with some knee jerk band aid type strategies?
(Monday, April 17, 2006)
Using complex triggers in an FPGA-based RTL debugger
(Thursday, April 13, 2006)
FPGAs and Structured ASICs: Low-Risk SoC for the Masses
(Thursday, April 13, 2006)
Transactional Level Modeling (TLM) of a High-performance OCP Multi-channel SDRAM Memory Controller
(Wednesday, April 12, 2006)
Platform FPGA design for high-performance DSPs
(Wednesday, April 12, 2006)
Adapting signal integrity to nanometer IC design
(Monday, April 10, 2006)
SoC processor is set for the big picture
(Monday, April 10, 2006)
Implementation of a SystemC Assertion Library
(Monday, April 10, 2006)
Implementing a Bluetooth Solution – Chip Sets or ASICS ?
(Friday, April 7, 2006)
Using programmable processor array chips for algorithmic-intensive tasks
(Thursday, April 6, 2006)
Analog IP Reuse in Nano Technologies
(Thursday, April 6, 2006)
DSP design flows in FPGAs: Strategies for designing DSP applications for FPGAs
(Thursday, April 6, 2006)
FPGA partial reconfiguration mitigates variability
(Monday, April 3, 2006)
Transaction Level Model of IEEE 1394 Serial Bus Link Layer Controller IP Core and its Use in the Software Driver Development
(Monday, April 3, 2006)
Dynamic Assertion Based Verification using PSL and OVL
(Thursday, March 30, 2006)
FPGAs for prototyping - ASICs for production
(Thursday, March 30, 2006)
Designing with an embedded soft-core processor
(Thursday, March 30, 2006)
Reusing Verilog IP Cores in SystemC Environment by V2SC
(Monday, March 27, 2006)
SystemVerilog reference verification methodology: Introduction
(Monday, March 27, 2006)
Bridging the Gap Between IP Provider and Silicon Design Center
(Thursday, March 23, 2006)
Common programming models for use on a dual-core processor
(Thursday, March 23, 2006)
FAUST: On-Chip Distributed SoC Architecture for a 4G Baseband Modem Chipset
(Thursday, March 23, 2006)
All about FPGAs
(Thursday, March 23, 2006)
Integrating High-Quality Audio into Mobile Design
(Thursday, March 23, 2006)
A technical overview of the CE-ATA storage interface
(Monday, March 20, 2006)
Designing A Real-Time HDTV 1080p Baseline H.264/AVC Encoder Core
(Monday, March 20, 2006)
|
Previous
|
65
|
66
|
67
|
...
|
Next
|
Previous
