Network require multi-gigabit processing? Try multi-core FPGAs
NetworkZystemsDesignLine
Increasingly, network equipment uses packet technology to carry information. Even systems used in the basic telephony infrastructure are moving away from the traditional circuit-based approach to a packet-based approach. Such systems take an incredible volume of voice traffic and push it over the packet network by creating "pseudo-wires" that allow a phone system to think it has a circuit, when in fact it doesn't. This allows a huge amount of on-premise equipment to remain in place while the core of the system takes advantage of packet technology. Large numbers of voice channels can be aggregated together, creating significant packet traffic. Less than 1000 T1 lines add up to gigabit rates.
Aggregated packetized voice traffic, traditionally transmitted on ATM, is increasingly carried on Ethernet. A node that manages aggregated voice traffic must be able to interface between ATM-based ports (e.g., packet-over-Sonet--PoS) and IP-based ports (e.g., Ethernet) (See Figure 1). This requires an IP/ATM bridge to ensure that all voice traffic is routed onto the appropriate port, regardless of whether it starts or ends as IP or ATM.
E-mail This Article | Printer-Friendly Page |
Related Articles
- Multi-Gigabit SerDes: The Cornerstone of High Speed Serial Interconnects
- 'Cool IC' design vital for multi-gigabit system design
- Leveraging OCP for Cache Coherent Traffic Within an Embedded Multi-core Cluster
- Debugging a Shared Memory Problem in a multi-core design with virtual hardware
- Virtual Prototyping Environment for Multi-core SoC Hardware and Software Development
New Articles
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
- Timing Optimization Technique Using Useful Skew in 5nm Technology Node
- Streamlining SoC Design with IDS-Integrate™
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- UPF Constraint coding for SoC - A Case Study