How much test compression is enough?
(02/20/2006 9:00 AM EST)
Each new manufacturing process generation brings with it a whole new set of challenges. In an era of multimillion-gate complexity and increasing density of nanometer manufacturing defects, a key challenge today is creating the highest quality deep submicron (DSM) manufacturing tests in the most cost-effective manner possible.
In an effort to contain costs at the tester, designers have begun to embrace a young, relatively obscure design for test (DFT) methodology known as scan compression that utilizes on-chip circuitry to compress the scan ATPG pattern set without otherwise compromising its fault coverage. Scan compression technology seems to have emerged at just the right time, offering designers the promise of reducing tester costs with only negligible impact on design performance, silicon overhead and engineering resources needed to implement compression on-chip.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related Articles
- How Random is Random Enough For Cryptography?
- How to evaluate test compression methods
- Next Gen Scan Compression Technique to overcome Test challenges at Lower Technology Nodes (Part - I)
- How to use snakes to speed up software without slowing down the time-to-market?
- Data Center Ethernet: Is a Bigger Pipe Enough?
New Articles
- When Traceability Catches What Verification Does Not
- Implementing C model integration using DPI in SystemVerilog
- Stop-For-Top IP model to replace One-Stop-Shop by 2025... and support the creation of successful Chiplet business
- Lossless Compression Efficiency of JPEG-LS, PNG, QOI and JPEG2000: A Comparative Study
- Four ways to build a CAD flow: In-house design to custom-EDA tool