Design and verification strategies for complex systems, part 1
By Graham Hellestrand, Founder, CTO, and Strategy Officer, VaST Systems Technology
Embedded system architectures increasingly feature multi-processor configurations with large numbers of independent buses and bus-bridges. Conventional design and verification strategies are not capable of meeting business and technical objectives at this level of complexity.
In the first part of this series, we highlight trends in embedded system design. We then review conventional embedded design and verification techniques, and explain the tradeoffs associated with each approach. In the second part of the series, we will present and discuss the concept of architecture-driven design using virtual system prototyping.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related Articles
- Design and verification strategies for complex systems: Part 2
- Verification = IP = Verification = IP… - Part 1: Current Industry Situation and Drivers
- An Introduction to Direct RF Sampling in a World Evolving Towards Chiplets - Part 1
- Paving the way for the next generation audio codec for the True Wireless Stereo (TWS) applications - PART 1 : TWS challenges explained
- Where Innovation Is Happening in Geolocation. Part 1: Signal Processing
New Articles
- Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance
- How NoC architecture solves MCU design challenges
- Automating Hardware-Software Consistency in Complex SoCs
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers