English
Using statistical activity for power estimation
Ashutosh Mauskar and Steev Wilcox, Azuro, Inc.
(07/24/2006 9:00 AM EDT), EE Times
Today, power is rapidly replacing performance as the primary concern for many digital chip design teams. Currently, the majority of 90nm design teams perform concurrent analysis and optimization for power, timing and signal integrity at multiple points in their design flow from architecture to routing.
Power, among other things, is a function of operating voltage, switching capacitance, and switching activity (dynamic power = ½CV2f). Standards for capturing operating voltage and switching capacitance are well established in design flows today, but the methodology for capturing the correct switching activities is currently more of an art than a science.
(07/24/2006 9:00 AM EDT), EE Times
Today, power is rapidly replacing performance as the primary concern for many digital chip design teams. Currently, the majority of 90nm design teams perform concurrent analysis and optimization for power, timing and signal integrity at multiple points in their design flow from architecture to routing.
Power, among other things, is a function of operating voltage, switching capacitance, and switching activity (dynamic power = ½CV2f). Standards for capturing operating voltage and switching capacitance are well established in design flows today, but the methodology for capturing the correct switching activities is currently more of an art than a science.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Towards Activity Based System Level Power Estimation
- Reusable Verification Model for Motion estimation Algorithm
- Unified Methodology for Effective Correlation of SoC Power Estimation and Signoff
- Hybrid Hardware Architecture for Low Complexity Motion Estimation Algorithm
- Clock Path Pessimism: Statistical vs. Logical
New Articles
Most Popular
- Dynamic Memory Allocation and Fragmentation in C and C++
- Designing AI enabled System with SOTIF (Safety Of The Intended Functionality)
- Using SystemVerilog Assertions in RTL Code
- Why using Single Root I/O Virtualization (SR-IOV) can help improve I/O performance and Reduce Costs
- A Review Paper on CMOS, SOI and FinFET Technology