English
H.264, MVC, VP8, MPEG-1/2/4, VC-1, AVS, AVS+, H.263, and Sorenson decoder HW IP for 2Kp60, 4:2:0
Top 10 methods for ASIC power minimization -- Part 2
By Andreas Olofsson, Analog Devices
January 10, 2007 -- powermanagementdesignline.com
This last part describes five effective implementation-level low-power techniques for ASIC power minimization.
This is the second part of a two part article focusing on power minimization in deep submicron ASICs. Part 1 illustrates five architectural methods of low power design. The focus of this part is on five effective implementation level low power techniques.
January 10, 2007 -- powermanagementdesignline.com
This last part describes five effective implementation-level low-power techniques for ASIC power minimization.
This is the second part of a two part article focusing on power minimization in deep submicron ASICs. Part 1 illustrates five architectural methods of low power design. The focus of this part is on five effective implementation level low power techniques.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Top 10 methods for ASIC power minimization -- Part 1
- Top 10 Tips for Success with Formal Analysis - Part 2
- Shift Power Reduction Methods and Effectiveness for Testability in ASIC
- Optimizing embedded software for power efficiency: Part 2 - Minimizing hardware power
- Top 10 Tips for Success with Formal Analysis - Part 3
New Articles
- Analysis and Summary on Clock Generator Circuits and PLL Design
- Understanding why power management IP is so important
- Hardware-Assisted Verification: The Real Story Behind Capacity
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- SoC design: What's next for NoCs?
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution
- Synthesis Methodology & Netlist Qualification
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)