How to test the interconnections between FPGAs on a high-density FPGA-based board
By Rajendra C Turakani and Ritesh Ramesh Parekh, Ittiam Systems.
Apr 11 2007 (14:17 PM), Programmable Logic DesignLine
Abstract
High-density FPGA-based boards are widely being used for logic development and verification before taping out the actual IC. On a high-density FPGA-based board where multiple FPGAs are interconnected with hundreds of signals, checking and validating the interconnections between the FPGAs becomes a very challenging task. This article describes how challenging the problem is and also suggests a simple, effective, and generic solution to check the signal connectivity between the FPGAs. The method also helps the designer to identify and locate faults, if any, on the board which otherwise would have been a very cumbersome task. This article also proposes a method to efficiently generate the test code, most of which could be automated.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related Articles
- How embedded FPGAs fit AI applications
- How FPGA technology is evolving to meet new mid-range system requirements
- Transitioning to Advanced Verification Techniques for FPGAs - Catch-22?
- Portable and scalable solution for off-screen video frame composition and decomposition using OpenGL ES
- How FPGAs are breathing new life into the analog video format
New Articles
- Paving the way for the next generation audio codec for the True Wireless Stereo (TWS) applications
- Licensing Interconnect IP for Fun & Profit
- Specifying a PLL Part 3: Jitter Budgeting for Synthesis
- Consider ASICs for implementing functional safety in battery-powered home appliances
- Enabling AI Vision at the Edge
Most Popular
- Dynamic Memory Allocation and Fragmentation in C and C++
- System Verilog Assertions Simplified
- Paving the way for the next generation audio codec for the True Wireless Stereo (TWS) applications
- Licensing Interconnect IP for Fun & Profit
- System Verilog Macro: A Powerful Feature for Design Verification Projects