Achieving Certified IP Quality Efficiently
May 29, 2007 -- edadesignline.com
While the increasing use of design intellectual property (IP) has considerably reduced design effort per gate for the chip designer, it has had an inverse effect on the chip-level integration and functional verification effort. IP verification and correct integration have become a dominant source of effort and risk in system-on-chip (SoC) projects.
In this article, we explain how we used complete formal functional verification that enables us as IP providers to certify highest IP quality, and to do so cost-effectively and with a high productivity of 2,000 to 4,000 lines of verified RTL code per engineer-month. The resulting IP quality significantly reduces the IP integrator's effort, cost and risk. Such results have the potential to fundamentally change the proliferation rate of IP and the profitability of the IP business.
E-mail This Article | Printer-Friendly Page |
Related Articles
- Quality Assurance for Embedded Systems
- Achieving Your Low Power Goals with Synopsys Ultra Low Leakage IO
- Safeguarding the Arm Ecosystem with PSA Certified PUF-based Crypto Coprocessor
- Achieving Unprecedented Power Savings with Analog ML
- Agile Analog's Approach to Analog IP Design and Quality --- Why "Silicon Proven" is NOT What You Think