English
Ultra-low power 32 kHz RC oscillator designed in GlobalFoundries 22FDX
Analysis: ARC's Configurable Video Subsystems
August 29, 2007 -- dspdesignline.com
Adding to its growing portfolio of licensable silicon IP subsystems, ARC has announced five configurable video processing subsystems. The subsystems range from the smallest-size AV 402V to the highest-performance AV 417V, and support multi-standard video encoding and decoding at resolutions ranging from CIF to D1. (The middle of the family range is filled out by the AV 404V, AV 406V, and AV 407V). The AV 40xV family subsystems are intended for compression-centric applications such as camera phones, portable media players, DVB-H and DVD players.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Analysis: Tensilica's D1 Video Engine
- A Performance Architecture Exploration and Analysis Platform for Memory Sub-systems
- A Methodology for Performance Analysis of Network-on-Chip Architectures for Video SoC
- A configurable FPGA-based multi-channel high-definition Video Processing Platform
- A Configurable HW/SW Platform for Video Application
New Articles
- Optimizing 16-Bit Unsigned Multipliers with Reversible Logic Gates for an Enhanced Performance
- How NoC architecture solves MCU design challenges
- Automating Hardware-Software Consistency in Complex SoCs
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers