English
How effective use of ESL tools can increase your HW/SW system design productivity
By Mitch Dale, Calypto Design Systems
(10/05/07, 12:15:00 AM EDT) -- Embedded.com
For several years, the semiconductor industry has not been driven by a single killer application, but by the convergence and consumerization of existing markets. Moreover, the increased complexity that comes with 90nm and smaller geometries has made product development harder and more costly.
The net result for engineers is a myriad of severe challenges, including hardware/ software (HW/SW) co-design, power management and verification. An Electronic System Level (ESL) methodology offers a viable solution to these challenges if it includes a clear-cut path to established implementation flows.
ESL, which is defined here as design and verification done above the RTL, is used today by most semiconductor and system companies. For years, architects have been writing ESL models to prototype and validate systems.
In the past, however, other engineers seldom used these models. What has changed is that ESL languages, tools and methodologies now exist, which fosters reuse and allows the ESL investment to be leveraged across the design process.
Figure 1: Separation of computation and communication allows for reuse across verification.
(10/05/07, 12:15:00 AM EDT) -- Embedded.com
For several years, the semiconductor industry has not been driven by a single killer application, but by the convergence and consumerization of existing markets. Moreover, the increased complexity that comes with 90nm and smaller geometries has made product development harder and more costly.
The net result for engineers is a myriad of severe challenges, including hardware/ software (HW/SW) co-design, power management and verification. An Electronic System Level (ESL) methodology offers a viable solution to these challenges if it includes a clear-cut path to established implementation flows.
ESL, which is defined here as design and verification done above the RTL, is used today by most semiconductor and system companies. For years, architects have been writing ESL models to prototype and validate systems.
In the past, however, other engineers seldom used these models. What has changed is that ESL languages, tools and methodologies now exist, which fosters reuse and allows the ESL investment to be leveraged across the design process.
Figure 1: Separation of computation and communication allows for reuse across verification.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- HW/SW co-verification basics: Part 1 - Determining what & how to verify
- HW/SW Interface Generation Flow Based on Abstract Models of System Applications and Hardware Architectures
- How productive is your R&D organization?
- How designers can survive the embedded multiprocessor revolution
- How NXP uses Spirit/ESL-based IP ''Yellow Pages'' to speed System-on-Chip design time
New Articles
- From a Lossless (~1.5:1) Compression Algorithm for Llama2 7B Weights to Variable Precision, Variable Range, Compressed Numeric Data Types for CNNs and LLMs
- Embracing a More Secure Era with TLS 1.3
- New PCIe Gen6 CXL3.0 retimer: a small chip for big next-gen AI
- Maximizing ESD protection for automotive Ethernet applications