OCP VIP: A cost effective and robust qualification process for multimedia and telecom SoC designs
(01/09/08, 12:37:00 AM EST) -- Embedded.com
Open Core Protocol (OCP) flexibility, configurability and scalability are the key elements making OCP massively used and successful into major electronics markets. Upon these characteristics any IP can adopt the best interface for the connection to the OCP backbone with immediate benefit for bandwidth capability. This has made OCP broadly used in many applications like multimedia, telecom and gaming.
In these consumer market domains, time-to-market the key success factor for products; as a consequence a straightforward and silicon proven verification process aiming at first-time-working SoC becomes mandatory to win over competitors and to avoid silicon re-spins.
In contrast to other protocols, the OCP characteristics offer to system architects an unprecedented added value that must be coupled with powerful and silicon-proven verification techniques like the usage of mature VIP for the validation of functionality of the SoC with OCP on board.
On the other hand, the substantial impossibility to define an OCP conformance test exposes SoC to functional risks, a serious worry for system designers. These risks can be drastically reduced when a solid and comprehensive VIP Qualification Process (QP) is available, because this will ensure best-in-class quality level, a measure of reliability, then robustness.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- Bridging the Gap between Pre-Silicon Verification and Post-Silicon Validation in Networking SoC designs
- An Effective way to drastically reduce bug fixing time in SoC Verification
- Accelerated SoC Verification with Synopsys Discovery VIP for the ARM AMBA 4 ACE Protocol
- Building Cost Effective and Robust SoC-based Network Appliances
- Enabling Robust and Flexible SOC Designs with AXI to PCIe Bridge Solutions
New Articles
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
- Timing Optimization Technique Using Useful Skew in 5nm Technology Node
- Streamlining SoC Design with IDS-Integrate™
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- UPF Constraint coding for SoC - A Case Study